

**Example 1**

Do the following operations on numbers A and B using binary arithmetic.

a)  $A + B$

b)  $A - B$

c)  $A * B$

d)  $A / B$

A = 100110, B = 1101

b.2

(+)

$$\begin{array}{r} \text{a)} \quad \begin{array}{r} 1 \ 1 \\ 100110 \end{array} \rightarrow 38_{10} \\ + \quad \begin{array}{r} 1101 \\ \hline 110011 \end{array} \\ \hline \end{array}$$

$$\begin{array}{r} 13_{110} \\ \hline 51_{10} \end{array}$$

$$1+2+16+32=51$$

$$\begin{array}{r} \text{b)} \quad \begin{array}{r} 100110 \\ - \quad \begin{array}{r} 11101 \\ \hline 011001 \end{array} \end{array} \\ \hline \end{array}$$

$$1+8+16=25 \quad \checkmark$$

$$\begin{array}{r} \text{c)} \quad \begin{array}{r} 100110 \\ \times \quad \begin{array}{r} 1101 \\ \hline 100110 \end{array} \end{array} \\ + \quad \begin{array}{r} 100110 \\ \hline 111101110 \end{array} \\ \hline \end{array}$$

$$3=01$$




$$\begin{array}{r} \text{d)} \quad \begin{array}{r} \overbrace{100110}^1 \quad \begin{array}{r} 1101 \\ \hline 10 \end{array} \\ \downarrow \quad \downarrow \\ \begin{array}{r} 001100 \\ \hline \end{array} \end{array} \quad \begin{array}{l} 10 \rightarrow_2 \\ \hline 12 \end{array} \quad \{0,1\} \\ \hline \end{array}$$

$$\begin{array}{r} 38 \quad | 13 \\ 26 \quad \hline 2 \\ \hline 12 \end{array}$$

**Example 2**

Input signal  $x$  and output signal  $z$  are 8-bits wide. Design circuits to perform the following operations considering two alternatives: 1) using magnitude adders, 2) using basic adder blocks (FA and HA).

- a)  $z = x + 73$    b)  $z = 2 * x$    c)  $z = 5 * x$

**a)**

**2)**

**b)**

**2)**


$$x = x_2 2^7 + x_6 2^6 + \dots + x_1 2 + x_0$$

$$2x = x_7 2^7 + x_6 2^6 + \dots + x_1 2^2 + x_0 2$$

$$\therefore z = z_7 2^7 + \dots + z_2 2^2 + z_1 2 + z_0$$

$$z = (x + x = 2x) \bmod 256$$

$$\text{Eg. } x = 1101 \rightarrow 2x = 11010$$





c)  $z = 5x = 4x + x = x + x + x + x + x$

$\downarrow 2^2$

$$x_5 x_4 x_3 x_2 x_1 x_0 00$$

$$+ x_7 x_6 x_5 x_4 x_3 x_2 x_1 x_0$$

$$\hline z_7 \dots z_1 z_0$$


**2)**


### Example 3

Represent the following number in S-M, OC and TC notation with 8 bits.

- a) 32, b) -13, c) 115, d) -140, e) 128, f) -128

-128	64	32	16	8	4	2	1
1	1	1	1	0	0	1	1

S-M

a)  $32_{10} = 100000_2$

$32_{10} \quad 00100000_{SM}$

b)  $13_{10} = 1101_2$

$10001101_{SM}$

c)  $115_{10} = 1110011_2$

$01110011_{SM}$

d)  $2^7 - 1 = 127 \rightarrow \text{Not possible.}$

$140_{10} = \underbrace{10001100}_{8 \text{ bits.}}_2 \uparrow$

e)  $128_{10} = 10000000_2$   
↓  
Not possible.

f) Not possible.

OC

a)  $00100000_{OC}$

↓  
8 bits.

1st bit  
sign.

c)  $01110011_{OC}$

b)  $-13 ; 13_{10} = 00001101_{OC}$

$-13_{10} = 11110010_{OC}$

d) ~~1110011~~ ?  
Not possible.

f) ~~1111111~~ ?  $-128$   
Not possible

b)  $13_{10} = 00001101_{TC}$

$-13_{10} = 11110011_{TC}$

d)  $+140 / 10001100$   
 $-140 \quad \cancel{(110100)}_{TC}$  not pos.

e)  $128 = \cancel{00000000}$   
Not possible

f)  $128 = 10000000_{TC}$   
 $-128 = 10000000_{TC}$

$TC_n(x) = OC_n(x) + 1$

**Example 4**

Obtain the minimum number of bits to represent the following number in S-M, OC and TC notation and represent them:

- a) 32, b) -13, c) 115, d) -140, e) 128, f) -128

$$a) 32_{10} = 1000000_2$$

S-M: 0100000

OC: 0100000

TC: 0100000

$$b) -13_{10} \Rightarrow 13_{10} = 1101$$

S-M: 11101

OC: 01101 \xrightarrow{OC} 10010\_{OC}

TC: 01101 \xrightarrow{TC} 10011\_{TC}

$$c) 115_{10} = 1110011_2$$

SM: 01110011

OC: ↗

TC: ↗

$$d) -140_{10} \Rightarrow 140_{10} = 10001000_2$$

SM: 110001000

OC: 010001000 \xrightarrow{OC} 101110111\_{OC}

TC: \xrightarrow{TC} 101111000\_{TC}

$$e) 128_{10} = 100000000_{10}$$

SM: 010000000

OC: ↗

TC: ↗

$$f) -128_{10} \Rightarrow 128_{10} = 100000000_2$$

SM: 110000000

OC: 010000000 \xrightarrow{OC} 101111111

TC: ↗

\underline{100000000}\_{TC}

$$13_{10} = \cancel{\cancel{0}}\cancel{\cancel{1}}101 \quad \begin{matrix} \text{SM} \\ \text{OC} \\ \text{TC} \end{matrix}$$

$$-13 \quad \begin{matrix} \text{OC} \\ \rightarrow \cancel{\cancel{1}}10010 \end{matrix}$$
  

$$\quad \begin{matrix} \text{TC} \\ \rightarrow \cancel{\cancel{1}}\cancel{\cancel{1}}10011 \end{matrix}$$

$$TC_8 \quad -2^7 \leq x \leq 2^7 - 1$$

-128      +127

**Example 5**

Calculate the decimal value of the following words when interpreted in S-M, OC and TC representation with 8 bits.

- a) 01001100, b) 11110000

a)

$$\begin{array}{l}
 \text{SM: } + (4+8+64) = +56 \\
 01001100 \rightarrow \text{OC: } +56 \\
 \text{TC: } +56
 \end{array}$$

b)

$$\begin{array}{l}
 \text{SM: } - (16+32+64) = -112 \\
 11110000 \rightarrow \text{OC: } -15 \\
 \text{OC} \quad 0000111 = 15 \\
 \text{TC: } -16 \\
 \text{TC} \quad 00010000
 \end{array}$$

TC
----

-128	64	32	16	8	4	2	1
------	----	----	----	---	---	---	---

$$\begin{array}{cccccccccc}
 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & = 64 + 8 + 4 = \underline{\underline{56}}
 \end{array}$$

$$\begin{array}{cccccccccc}
 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & = -128 + 64 + 32 + 16 = \underline{\underline{-16}}
 \end{array}$$

**Example 6**

Represent the following number in TCR with 8 bits using a weights table:

- a) 32, b) -13, c) 115, d) -140, e) 128, f) -128

	-128	64	32	16	8	4	2	1	
a) 32	0	0	1	0	0	0	0	0	→ 00100000
b) -13	1	1	1	1	0	0	1	1	→ 11110011
c) 115	0	1	1	1	0	0	1	1	→ 01110011
d) -140	1								→ Not possible.
e) 128	0	1	1	1	1	1	1	1	→ Not possible.
f) -128	1	0	0	0	0	0	0	0	→ 10000000

64 96 112 120 124 126 127

**Example 7**

Do the following operations in binary form with numbers in two's complement representation by first extending the TC representations to 8 bits. Check the results repeating the operations in decimal.

- a) 011110 + 10100, b) 01101111 + 0100000, c) 11111010 + 100001, d) 11111001 + 11001

$$a) \begin{array}{r} \text{11} \\ \text{00011110} \\ \text{11110100} \\ \hline \text{00010010} \end{array} = \begin{array}{r} 30 \\ -12 \\ \hline 18 \end{array}$$

$$V = C_n \oplus C_{n-1} = 0$$

$$0 \dots 01100$$

$$b) \begin{array}{r} \text{128} & 64 & 32 & 16 & 8 & 4 & 2 & 1 \\ \text{01101111} & & & & & & & \\ \text{00100000} & & & & & & & \\ \hline \text{10001111} & \neq & 143 & & & & & \\ & & 32 & & & & & \end{array}$$

$$-2^{8-1} = -128 \leq x \leq 127 = 2^{8-1} - 1$$

$$c) \begin{array}{r} \text{11} \\ \text{11111010} \\ \text{11100001} \\ \hline \text{11011011} \end{array} = \begin{array}{r} -6 \\ -31 \\ \hline -37 \end{array}$$

$$0 \dots -0110 = 6$$

$$0 \dots 011111 = 31$$

$$00100101 = 37$$

$$d) \begin{array}{r} \text{11} \\ \text{11111001} \\ \text{11111001} \\ \hline \text{11110010} \end{array} = \begin{array}{r} -7 \\ -7 \\ \hline -14 \end{array}$$

$$0 \dots 0111 = 7$$

$$0 \dots 01110 = 14$$

$$\times 2 \quad \cancel{\boxed{11110010}} = -14$$


$$0 \dots -01110 = 14$$

**Example 8**


Design an n bit ALU according to the operation table and figure below. Arithmetic operations use two's complement representation. The ALU has an overflow (v) output.

a) Base the design in a magnitude adder with an overflow output.


b) Write a Verilog description.



$s_1 s_0$	z
00	$a + 2$
01	$a - b$
10	$\text{NOT } a$
11	$\text{NOT } b$



Typical stage



$i = 0, \dots, n-1$

Notation

$a \rightarrow A$


number

word that represents the number


LU

$s_0$	$z_L$	$\bar{z}_L$	$z_{L_i}$
0	$\text{NOT } a$	$\bar{A}$	$\bar{a}_i$
1	$\text{NOT } b$	$\bar{B}$	$\bar{b}_i$


$i = 0, \dots, n-1$



With MUX



$$z_{L_i} = \bar{a}_i s_0 + \bar{b}_i s_0$$



AJ

$$z = 000 \dots 010$$

$s_0$	$z_a$	x	y	$C_{in}$	$y_i$	$y_1$
0	$a+2$	A	2	0	0	1
1	$a-b$	A	$\bar{B}$	1	$\bar{b}_i$	$\bar{b}_1$

b


$$a + (-b)$$

$$b \rightarrow B$$

$$-b \rightarrow \text{TC}(B) = \bar{B} + 1$$


$$C_{in} = s_0$$

$$s_0 \rightarrow C_{in}$$




$$z_a = x + y + C_{in}$$

MUX



typical



particular

$$v = (x \oplus y) \cdot b_i \cdot \bar{s}_0 \cdot \bar{s}_1$$


### Example 9

Design an n bit ALU according to the operation table and figure below. Arithmetic operations use two's complement representation. The ALU has an overflow (v) output.

a) Base the design in a magnitude adder with an overflow output.

b) Write a Verilog description.

(NOTE: be careful when calculating the overflow)



$s_1 s_0$	z
00	$a + 2b$
01	$a - b$
10	$\text{NOT } a$
11	$a \text{ XOR } b$



1) Partitioning  $\rightarrow$  arithmetic unit  $\rightarrow$  logic unit

2) Logic unit


3) Arithmetic unit

1)  $s_1 = 0 \Rightarrow \text{arithmetic}$

$s_1 = 1 \Rightarrow \text{logic}$




I) MUX  $\times n$



II) Logic gates

$s_0$	00	01	11	10
0	1	1	0	0
1	0	1	0	1

$$z_{e_i} = \sum \bar{s}_0 \bar{a}_i + \bar{s}_0 b_i + s_0 a_i \bar{b}_i$$




$s_0$	$z_a$	$y$	$y_i$	$y_0$	$y_1$	$c_{in}$
0	$a + 2b$	$2B$	$b_{i-1}$	$0^*$	$b_0$	$\phi$
1	$a - 4$	$TCR(-4)$	1	$0^*$	$0^*$	$\phi$

$$X = A$$

$$a - 4 = a + (-4)$$

4 bits. -3  $1101 = 13$

Notation  
 $a \longleftrightarrow A$   
 value repres.



$$z_a = A + Y + c_{in}$$

$$y = 2b$$

$$Y = 2B$$

$$B = b_{n-1} b_{n-2} \dots b_1 b_0$$

$$Y = 2B = b_{n-1} b_{n-2} \dots b_0 \cdot \phi$$


$$y_{n-1} \dots y_1 y_0$$

$$a - 4 \rightarrow A + (-4)_{TC}$$

$$a = 0 \dots 0100 \rightarrow TCR(-4) = 1 \dots 11100$$

$$\cancel{A + (-5) + 1} \\ \cancel{Y} \\ c_{in}$$

I) MUX




②

II) Logic gates


$s_0$	$b_{i-1}$	0	1
0	0	1	1
1	1	1	0

$$y_i = b_{i-1} + s_0$$








$s_0$	$b_0$	0	1
0	0	1	1
1	0	0	0

$$y_1 = \bar{s}_0 b_0$$



$$\phi \longrightarrow y_0$$



F7P.