## **Arithmetic and Logic Instructions**

Mnem.	Ops.	Range	Description	Operation	Flags	Cycle
ADD	Rd,Rr	d,r ∈ [0,31]	Add without Carry	Rd = Rd + Rr	Z,C,N,V,H,S	1
ADC	Rd,Rr	d,r ∈ [0,31]	Add with Carry	Rd = Rd + Rr + C	Z,C,N,V,H,S	1
ADIW	Rd, K	$d \in \{24, 26, 28, 30\}, K \in [0, 63]$	Add Immediate To Word	Rd+1:Rd,K	Z,C,N,V,S	2
SUB	Rd,Rr	d,r ∈ [0,31]	Subtract without Carry	Rd = Rd - Rr	Z,C,N,V,H,S	1
SUBI	Rd,K	d ∈ [16,31], K ∈ [0,255]	Subtract Immediate	Rd = Rd - K	Z,C,N,V,H,S	1
SBC	Rd,Rr	d,r ∈ [0,31]	Subtract with Carry	Rd = Rd - Rr - C	Z,C,N,V,H,S	1
SBCI	Rd,K	d ∈ [16,31], K ∈ [0,255]	Subtract with Carry Immedtiate	Rd = Rd - K - C	Z,C,N,V,H,S	1
AND	Rd,Rr	d,r ∈ [0,31]	Logical AND	$Rd = Rd \cdot Rr$	Z,N,V,S	1
ANDI	Rd,K	d ∈ [16,31], K ∈ [0,255]	Logical AND with Immediate	$Rd = Rd \cdot K$	Z,N,V,S	1
OR	Rd,Rr	d,r ∈ [0,31]	Logical OR	Rd = Rd V Rr	Z,N,V,S	1
ORI	Rd,K	d ∈ [16,31], K ∈ [0,255]	Logical OR with Immediate	Rd = Rd V K	Z,N,V,S	1
EOR	Rd,Rr	d,r ∈ [0,31]	Logical Exclusive OR	Rd = Rd EOR Rr	Z,N,V,S	1
COM	Rd	d ∈ [0,31]	One's Complement	Rd = FF - Rd	Z,C,N,V,S	1
NEG	Rd	d,r ∈ [0,31]	Two's Complement	Rd = \$00 - Rd	Z,C,N,V,H,S	1
SBR	Rd,K	d ∈ [16,31], K ∈ [0,255]	Set Bit(s) in Register	Rd = Rd V K	Z,C,N,V,S	1
CBR	Rd,K	d ∈ [16,31], K ∈ [0,255]	Clear Bit(s) in Register	$Rd = Rd \cdot (\$FF - K)$	Z,C,N,V,S	1
INC	Rd	d ∈ [0,31]	Increment Register	Rd = Rd + 1	Z,N,V,S	1
DEC	Rd	d ∈ [0,31]	Decrement Register	Rd = Rd - 1	Z,N,V,S	1
TST	Rd	d,r ∈ [0,31]	Test for Zero or Negative	$Rd = Rd \cdot Rd$	Z,C,N,V,S	1
CLR	Rd	d ∈ [0,31]	Clear Register	Rd = 0	Z,C,N,V,S	1
SER	Rd	d ∈ [16,31]	Set Register	Rd = FF	None	1
SBIW	Rdl,K	$d \in \{24, 26, 28, 30\}, K \in [0, 63]$	Subtract Immediate from Word	Rdh:Rdl = Rdh:Rdl - K	Z,C,N,V,S	2
MUL	Rd,Rr	d,r ∈ [0,31]	Multiply Unsigned	R1:R0 = Rd * Rr	Z,C	2
MULS	Rd,Rr	d,r ∈ [0,31]	Multiply Signed	R1:R0 = Rd * Rr	Z,C	2
MULSU	Rd,Rr	d,r ∈ [0,31]	Multiply Signed with Unsigned	R1:R0 = Rd * Rr	Z,C	2
FMUL	Rd,Rr	d,r ∈ [16,23]	Fractional Multiply Unsigned	R1:R0 = (Rd * Rr) << 1	Z,C	2
FMULS	Rd,Rr	d,r ∈ [16,23]	Fractional Multiply Signed	R1:R0 = (Rd *Rr) << 1	Z,C	2
FMULSU	Rd,Rr	d,r ∈ [16,23]	Fractional Multiply Signed with Unsigned	R1:R0 = (Rd * Rr) << 1	Z,C	2

## **Branch Instructions**

Mnem.	Ops.	Range	Description	Operation	Flags	Cycle
RJMP	k	k ∈ [-2K,2K]	Relative Jump	PC = PC + k + 1	None	2
IJMP	None		Indirect Jump to (Z)	PC = Z	None	2
JMP	k	$k \in [0, 4M]$	Jump	PC = k	None	3
RCALL	k	k ∈ [-2K,2K]	Relative Call Subroutine	STACK = PC+1, PC = PC + k + 1	None	3/4*
ICALL	None		Indirect Call to (Z)	STACK = PC+1, PC = Z	None	3/4*
CALL	k	$k \in [0, 4M]$	Call Subroutine	STACK = PC+2, PC = k	None	4/5*
RET	None		Subroutine Return	PC = STACK	None	4/5*
RETI	None		Interrupt Return	PC = STACK	Ι	4/5*
CPSE	Rd,Rr	d,r ∈ [0,31]	Compare, Skip if equal	if $(Rd ==Rr) PC = PC 2 \text{ or } 3$	None	1/2/3
СР	Rd,Rr	d,r ∈ [0,31]	Compare	Rd -Rr	Z,C,N,V,H,S	1
CPC	Rd,Rr	d,r ∈ [0,31]	Compare with Carry	Rd - Rr - C	Z,C,N,V,H,S	1
CPI	Rd,K	d ∈ [16,31], K∈ [0,255]	Compare with Immediate	Rd - K	Z,C,N,V,H,S	1
SBRC	Rr,b	r ∈ [0,31], b ∈ [0,7]	Skip if bit in register cleared	if(Rr(b)==0) PC = PC + 2  or  3	None	1/2/3
SBRS	Rr,b	r ∈ [0,31], b ∈ [0,7]	Skip if bit in register set	if(Rr(b)==1) PC = PC + 2  or  3	None	1/2/3
SBIC	P,b	$P \in [0,31], b \in [0,7]$	Skip if bit in I/O register cleared	if(I/O(P,b)==0) PC = PC + 2  or  3	None	1/2/3
SBIS	P,b	P ∈ [0,31], b ∈ [0,7]	Skip if bit in I/O register set	if(I/O(P,b)==1) PC = PC + 2  or  3	None	1/2/3
BRBC	s,k	$s \in [0,7], k \in [-64,63]$	Branch if Status flag cleared	if(SREG(s)==0) PC = PC + k + 1	None	1/2
BRBS	s,k	$s \in [0,7], k \in [-64,63]$	Branch if Status flag set	if(SREG(s)==1) PC = PC + k + 1	None	1/2
BREQ	k	$k \in [-64, 63]$	Branch if equal	if(Z==1) PC = PC + k + 1	None	1/2
BRNE	k	$k \in [-64, 63]$	Branch if not equal	if(Z==0) PC = PC + k + 1	None	1/2
BRCS	k	$k \in [-64, 63]$	Branch if carry set	if(C==1) PC = PC + k + 1	None	1/2
BRCC	k	$k \in [-64, 63]$	Branch if carry cleared	if(C==0) PC = PC + k + 1	None	1/2
BRSH	k	$k \in [-64, 63]$	Branch if same or higher	if(C==0) PC = PC + k + 1	None	1/2
BRLO	k	$k \in [-64, 63]$	Branch if lower	if(C==1) PC = PC + k + 1	None	1/2
BRMI	k	$k \in [-64, 63]$	Branch if minus	if(N==1) PC = PC + k + 1	None	1/2
BRPL	k	$k \in [-64, 63]$	Branch if plus	if(N==0) PC = PC + k + 1	None	1/2
BRGE	k	$k \in [-64, 63]$	Branch if greater than or equal (signed)	if(S==0) PC = PC + k + 1	None	1/2
BRLT	k	$k \in [-64, 63]$	Branch if less than (signed)	if(S==1) PC = PC + k + 1	None	1/2
BRHS	k	$k \in [-64, 63]$	Branch if half carry flag set	if(H==1) PC = PC + k + 1	None	1/2
BRHC	k	$k \in [-64, 63]$	Branch if half carry flag cleared	if(H==0) PC = PC + k + 1	None	1/2
BRTS	k	$k \in [-64, 63]$	Branch if T flag set	if(T==1) PC = PC + k + 1	None	1/2
BRTC	k	$k \in [-64, 63]$	Branch if T flag cleared	if(T==0) PC = PC + k + 1	None	1/2
BRVS	k	$k \in [-64, 63]$	Branch if overflow flag set	if(V==1) PC = PC + k + 1	None	1/2
BRVC	k	$k \in [-64, 63]$	Branch if overflow flag cleared	if(V==0) PC = PC + k + 1	None	1/2
BRIE	k	$k \in [-64, 63]$	Branch if interrupt enabled	if(I==1) PC = PC + k + 1	None	1/2
BRID	k	k ∈ [-64,63]	Branch if interrupt disabled	if(I==0) PC = PC + k + 1	None	1/2

## **Data Transfer Instructions**

					Data Transfer	Instructions				
Mnemon			Range		Descri	ption	Operation		-	Cycles
MOV		,Rr	d,r ∈ [0,31]		Copy register		Rd = Rr		None	
MOVW		,Rr	d,r ∈ {0,2,,30}				Rd+1:Rd = Rr+1:Rr, r,d even			
LDI	Rd				Load Immediate		Rd = K		None	
LDS	Rd		d ∈ [0,31], k ∈ [	0,64K]	Load Direct		Rd = (k)		None	
LD	Rd				Load Indirect	T .	Rd = (X)		None	
LD		,X+ v	$d \in [0,31]$		Load Indirect and Post		Rd = (X), X=X+1		None None	
LD LD		,-X	$d \in [0,31]$		Load Indirect and Pre- Load Indirect	Decrement	X=X-1, Rd = (X) Rd = (Y)		None	
LD	Rd	, 1 ,Y+	d ∈ [0,31] d ∈ [0,31]		Load Indirect and Post	Increment	Rd = (Y), Y=Y+1		None	
LD	Rd		$d \in [0,31]$ $d \in [0,31]$		Load Indirect and Post	Rd = (1), 1 = 1 + 1 Y=Y-1, Rd = (Y)		None		
LDD		,-1 ,Y+q	$d \in [0,31]$ , $q \in [0,31]$ , $q \in [0,31]$	0.631	Load Indirect with disp		Rd = (Y+q)		None	
LDD	Rd		_	0,05]	Load Indirect	placement			None	
LD		,z ,Z+	$d \in [0,31]$ $d \in [0,31]$		Load Indirect and Post	-Increment	Rd = (Z), Z=Z+1		None	
LD		,-Z	$d \in [0,31]$ $d \in [0,31]$		Load Indirect and Pre-		Rd = (Z), Z = Z + I Z=Z-1, Rd = (Z)		None	
LDD		,,Z+q	d ∈ [0,31], q ∈ [	0.631	Load Indirect with dis		Rd = (Z+q)		None	
STS	k,F	· •	$r \in [0,31], k \in [0,31]$		Store Direct		(k) = Rr		None	
ST	X,F		r ∈ [0,31]	.,	Store Indirect		(X) = Rr		None	
ST		,Rr	r ∈ [0,31]		Store Indirect and Pos	t-Increment	(X) = Rr, X = X + 1		None	
ST	-X,		r ∈ [0,31]		Store Indirect and Pre-	-Decrement	X=X-1, (X)=Rr	1	None	2*
ST	Y,F	Rr	r ∈ [0,31]		Store Indirect		(Y) = Rr	1	None	2*
STD	Y+	,Rr	r ∈ [0,31]		Store Indirect and Pos	t-Increment	(Y) = Rr, Y = Y + 1	1	None	2
ST	-Y,	Rr	$r \in [0,31]$		Store Indirect and Pre-	-Decrement	Y=Y-1, (Y) = Rr	ľ	None	2
ST	Y+	q,Rr	r ∈ [0,31], q ∈ [0	0,63]	Store Indirect with dis	placement	(Y+q) = Rr	1	None	2
ST	Z,F	₹r	$r\in[0,31]$		Store Indirect		(Z) = Rr	1	None	2
ST	Z+	,Rr	r ∈ [0,31]		Store Indirect and Pos	t-Increment	(Z) = Rr, Z = Z + 1	1	None	2
ST	-Z,	Rr	$r \in [0,31]$		Store Indirect and Pre-	-Decrement	Z=Z-1, (Z) = Rr		None	2
STD	Z+	q,Rr	$r \in [0,31], q \in [0,31]$	0,63]	Store Indirect with dis	*	(Z+q) = Rr	1	None	2
LPM	No				Load Program Memory		R0 = (Z)	١	None	3
LPM	Rd	,	d ∈ [0,31]		Load Program Memory		Rd = (Z)		None	
LPM		,Z+	d ∈ [0,31]		Load Program Memory				None	
SPM	No				Store Program Memor	У	(Z) = R1:R0		None	
IN	Rd		d ∈ [0,31], P ∈ [		In Port		Rd = P		None	
OUT	P,F		$r \in [0,31], P \in [0,31]$	0,63]	Out Port		P = Rr		None	
PUSH POP	Rr Rd		$r \in [0,31]$		Push register on Stack Pop register from Stac		STACK = Rr Rd = STACK		None	
POP	Ru		d ∈ [0,31]		Bit and Bit-test		RU = STACK		None	2
Mnem.	Ops.		Range		Description		ration	Flag	6	Cycles
LSL	Rd	d ∈ [		Logica	l shift left	Rd(n+1)=Rd(n), Rd(n)		Z,C,N,V,I		1
LSR	Rd	d ∈ [		-	l shift right	Rd(n)=Rd(n+1), Rd(n+1)		Z,C,N,V,		1
ROL	Rd	d ∈ [	0,31]	Rotate	left through carry	Rd(0)=C, Rd(n+1)=		Z,C,N,V,		1
ROR	Rd	d ∈ [		Rotate	right through carry	Rd(7)=C, Rd(n)=Rd(n)		Z,C,N,V,		1
ASR	Rd	d ∈ [		Arithm	etic shift right	Rd(n)=Rd(n+1), n=0		Z,C,N,V,		1
SWAP	Rd	d ∈ [	0,31]	Swap	nibbles	Rd(30) = Rd(74),	Rd(74) = Rd(30) 1	Vone		1
BSET	s	s ∈ [(	0,7]	Set fla	g	SREG(s) = 1		SREG(s)		1
BCLR	s	s ∈ [(	),7]	Clear f	lag	SREG(s) = 0	5	SREG(s)		1
SBI	P,b	P ∈ [	0,31], b ∈ [0,7]		in I/O register	I/O(P,b) = 1		None		2
CBI	P,b		0,31], b ∈ [0,7]	Clear bit in I/O register		I/O(P,b) = 0		None		2
BST	Rr,b	_	),31], b ∈ [0,7]	Bit store from register to T		T = Rr(b)				1
BLD	Rd,b		0,31], b ∈ [0,7]	Bit load from register to T		Rd(b) = T		None		1
SEC	None			Set carry flag		C =1		2		1
CLC	None	-			carry flag	C = 0	(			1
SEN	None	_			gative flag	N = 1	1			1
CLN	None				negative flag	N = 0		N		1
SEZ	None	-		Set zer		Z = 1	2			1
CLZ	None	_			zero flag	Z = 0	2			1
SEI CLI	None				errupt flag nterrupt flag	I = 1 $I = 0$	I			1
SES	None None	-			nterrupt flag med flag	I = 0 S = 1				1
CLN	None	_			signed flag	S = 1 S = 0				1
SEV	None	_			erflow flag	S = 0 V = 1				1
CLV	None	-		-	overflow flag	V = 1 V = 0				1
SET	None			Set T-f	0	T = 1				1
CLT	None	_		Clear	0	T = 0	, 			1
SEH	None	-		-	lf carry flag	H = 1		ł		1
	None				h ourry flag	H = 0		- 		1
CLH	none									
CLH NOP	None			No ope	eration	None	1	Vone		1
		-		No ope Sleep	eration	None See instruction man		None None		1

Test (CP Rd,Rr)	Booleana	Mnemonico	Comentario	]				
Rd ≥Rr	$(N \oplus V) = 0$	BRGE	Signo		CS12	CS11	CS10	Descripción
Rd < Rr	$(N \oplus V) = 1$	BRLT	Signo		0012	0011	0010	Descripcion
Rd = Rr	Z = 1	BREQ	Signo/Sin signo		0	0	0	Temporizador parado
Rd ≠ Rr	Z = 0	BRNE	Signo/Sin signo		0	0	1	Frecuencia clk/1
$Rd \ge Rr$	C = 0	BRCC/BRSH	Sin signo		0	0	1	
Rd < Rr	C = 1	BRCS/BRLO	Sin signo		0	1	0	Frecuencia clk/8
Carry	C=1	BRCS	Simple		0	1	1	Fraguancia alk/64
Sin carry	C=0	BRCC	Simple		0	1	I.	Frecuencia clk/64
Negativo	N=1	BRMI	Simple		1	0	0	Frecuencia clk/256
Positivo	N=0	BRPL	Simple			-		E
Overflow	V=1	BRVS	Simple		1	0	1	Frecuencia clk/1024
Sin overflow	V=0	BRVC	Simple		1	1	0	Pin T1 en flanco de bajada
Cero	Z=1	BREQ	Simple				0	,
No cero	Z=0	BRNE	Simple	]	1	1	1	Pin T1 en flanco de subida



WGM12	0 : Cuenta desde 0 hasta 0xFFFF 1 : Cuenta desde 0 hasta que sea igual que OCR1A				
TOV1	Se activa cuando el contdor llega a 0xFFFF				
OCF1	Se activa cuando el contador llega a OCR1A				
TOV1	1: Interupción TIMER1 OVF habilitada 0: Interupción TIMER1 OVF deshabilitada				
OCIEA1	1: Interupción TIMER1 COMPA habilitada 0: Interupción TIMER1 COMPA deshabilitada				

VectorNo.	Program Address <sup>(2)</sup>	Source	Interrupt Definition
1	0x0000 <sup>(1)</sup>	RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset
2	0x0002	INT0	External Interrupt Request 0
3	0x0004	INT1	External Interrupt Request 1
4	0×0006	PCINT0	Pin Change Interrupt Request 0
5	0×0008	PCINT1	Pin Change Interrupt Request 1
6	0x000A	PCINT2	Pin Change Interrupt Request 2
7	0×000C	WDT	Watchdog Time-out Interrupt
8	0×000E	TIMER2 COMPA	Timer/Counter2 Compare Match A
9	0x0010	TIMER2 COMPB	Timer/Counter2 Compare Match B
10	0x0012	TIMER2 OVF	Timer/Counter2 Overflow
11	0x0014	TIMER1 CAPT	Timer/Counter1 Capture Event
12	0x0016	TIMER1 COMPA	Timer/Counter1 Compare Match A
13	0x0018	TIMER1 COMPB	Timer/Coutner1 Compare Match B
14	0x001A	TIMER1 OVF	Timer/Counter1 Overflow
15	0x001C	TIMER0 COMPA	Timer/Counter0 Compare Match A
16	0x001E	TIMER0 COMPB	Timer/Counter0 Compare Match B
17	0×0020	TIMER0 OVF	Timer/Counter0 Overflow
18	0x0022	SPI, STC	SPI Serial Transfer Complete
19	0x0024	USART, RX	USART Rx Complete
20	0×0026	USART, UDRE	USART, Data Register Empty
21	0x0028	USART, TX	USART, Tx Complete
22	0x002A	ADC	ADC Conversion Complete
23	0x002C	EE READY	EEPROM Ready
24	0x002E	ANALOG COMP	Analog Comparator
25	0×0030	TWI	2-wire Serial Interface
26	0×0032	SPM READY	Store Program Memory Ready