Lista de Hojas de características:

Circuitos integrados	Pág.
NAND2: 7400, 74LS00, 74S00	2
INV: 74LS04	8
AND2: 7408, 74LS08, 74S08	13
NAND4: 74LS20	19
OR2: 7432, 74LS32, 74S32	23
D PET FF: 74LS74	28
JK FF: 7476, 74LS76	35
XOR: 74LS86	42
Contador 4 bits: 74LS90, 74LS92, 74LS93	48
DEC 3:8: 74LS138	60
MUX 8:1: 74LS151	68
DEC 4:16: 74LS154	75
Contador Sincr 4 bits: 74ALS161, 74ALS162, 74ALS163	80
D FF: 74ALS174, 74ALS175	92
Contador Up/Down: 74LS190, 74LS191	101
D FF: 74LS175 (Motorola)	115
Registros Parallel 4bits: 74LS195	118
Registros Parallel 8bits: 74LS165	128
MUX 4:1: 74HC153	139

SN5400, SN54LS00, SN54S00 SN7400, SN74LS00, SN74S00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SDLS025 – DECEMBER 1983 – REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input-NAND gates.

The SN5400, SN54LS00, and SN54S00 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7400, SN74LS00, and SN74S00 are characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
A	B	Y
н	н	L
L	х	н
x	L	н

logic symbol[†]



 $^{\dagger}\mbox{This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.$

Pin numbers shown are for D, J, and N packages.


SN5400 . . . J PACKAGE SN54LS00, SN54S00 . . . J OR W PACKAGE SN7400 . . . N PACKAGE SN74LS00, SN74S00 . . . D OR N PACKAGE

(TOP VIEW)

1A	ปา	
18		13 4 B
1Y		12 4A
2A	4	110 4Y
2B	[5	10] 3 B
2Y	G e	9 🗍 3 A
GND	प ृ	8 3 Y


	W PACKAGE P VIEW)
1A [1	14 4Y
1B [2	13 4B
1Y [3	12 4A
V C C [4	11 GND
2Y [5	10 3B
2A [6	9 3A
2B [7	8 3Y

SN54LS00, SN54S00 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic diagram (positive logic)




Copyright © 1988, Texas Instruments Incorporated


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN5400, SN54LS00, SN54S00 SN7400, SN74LS00, SN74S00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SDLS025 - DECEMBER 1983 - REVISED MARCH 1988

schematics (each gate)





Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, Vcc (see Note 1)		7 V
Input voltage: '00, 'S00		5.5 V
′LS00		7 V
Operating free-air temperature range:	: SN54'	–55°C to 125°C
	SN74'	0°C to 70°C
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN5400, SN54LS00, SN54S00 SN7400, SN74LS00, SN74S00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SDLS025 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

	· · · · · · · · · · · · · · · · · · ·		SN5400					
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
v _{cc}	Supply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH	High-level input voltage	2			2			v
VIL	Low-level input voltage			0.8			0.8	v
юн	High-level output current			0.4			- 0.4	mA
IOL	Low-level output current			16			16	mA
т _А	Operating free-air temperature	- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	~~~					SN5400	)				
PARAMETER	TEST CONDITIONS T			MIN	TYP‡	MAX	MIN	түр‡	MAX	UNIT	
VIK	V _{CC} = MIN, II =	= 12 mA					- 1.5			- 1.5	V
VOH	V _{CC} = MIN, VII	L = 0.8 V,	1 _{OH} ≈ – 0.4 mA		2.4	3.4		2.4	3.4		V
VOL	V _{CC} = MIN, V _{II}	H = 2 V,	I _{OL} = 16 mA			0.2	0.4		0.2	0.4	V
- Ij	V _{CC} = MAX, V ₁	= 5.5 V					1			1	mA
Чн	V _{CC} = MAX, V _I	= 2.4 V					40			40	μA
ΠL	V _{CC} = MAX, V _I	= 0.4 V					- 1.6			- 1.6	mA
I _{OS} §	V _{CC} = MAX				- 20		- 55	- 18		- 55	mA
1ссн	V _{CC} = MAX, V _I	= 0 V				4	8		4	8	mA
ICCL	V _{CC} = MAX, V ₁	= 4.5 V				12	22		12	22	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC}$  = 5 V, T_A = 25^oC. § Not more than one output should be shorted at a time.

### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT
^t PLH					11	22	ns
^t PHL	A or B	Y	R _L = 400 Ω, C _L = 15 pF		7	15	ns



## SN5400, SN54LS00, SN54S00 SN7400, SN74LS00, SN74S00 **QUADRUPLE 2-INPUT POSITIVE-NAND GATES**

SDLS025 - DECEMBER 1983 - REVISED MARCH 1988

#### recommended operating conditions

			SN54LS00			SN74LS00			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC} Supp	oly voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH High	n-level input voltage	2			2			V	
VIL Low	-level input voltage			0.7			0.8	v	
IOH High	level output current			- 0.4			- 0.4	mA	
IOL LOW	level output current			4			8	mA	
T _A Ope	rating free-air temperature	- 55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN54LS00			SN74LS00		
PARAMETER		TEST CONDITIONS T			TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	1 ₁ = - 18 mA	· · · · · · · · · · · · · · · · · · ·			- 1.5			- 1.5	v
V _{OH}	V _{CC} = MIN,	VIL = MAX,	I _{OH} = - 0.4 mA	2.5	3.4		2.7	3.4		V
	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 8 mA		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			0.35	0.5	] `
ŧ	V _{CC} = MAX,	V _I = 7 V				0.1			0.1	mA
цн	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	μA
ΊL	V _{CC} = MAX,	V1 = 0.4 V				- 0.4			- 0.4	mA
IOS§	V _{CC} = MAX			- 20		- 100	- 20		- 100	mA
Іссн	V _{CC} = MAX,	V ₁ = 0 V			0.8	1.6		0.8	1.6	mA
ICCL	V _{CC} = MAX,	V ₁ = 4.5 V			2.4	4.4		2.4	4.4	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$  All typical values are at V_{CC} = 5 V, T_A = 25^oC § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COND	DITIONS	MIN	түр	МАХ	UNIT
tPLH	A B	×	$P_{\rm c} = 2 k \Omega$	0 15 of		9	15	ns
^t PHL	A or B	Ŧ	$R_{L} = 2 k \Omega$ ,	CL = 15 pF		10	15	ns



## SN5400, SN54LS00, SN54S00 SN7400, SN74LS00, SN74S00 **QUADRUPLE 2-INPUT POSITIVE-NAND GATES**

SDLS025 – DECEMBER 1983 – REVISED MARCH 1988

#### recommended operating conditions

			SN54S00			SN74S00			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			v	
VIL	Low-level input voltage			0.8			0.8	v	
юн	High-level output current			- 1			- 1	mA	
IOL	Low-level output current			20			20	mΑ	
TA	Operating free-air temperature	- 55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN54S00			SN74S00			
PARAMETER		TEST CONDITIONS [†]		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -18 mA				-1.2			-1.2	v
VOH	V _{CC} = MIN,	V _{IL} = 0.8 V,	^I OH = - 1 mA	2.5	3.4		2.7	3.4		v
VOL	V _{CC} = MIN,	V _{IH} = 2 V,	I _{OL} = 20 mA			0.5			0.5	v
	V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
Чн	V _{CC} = MAX,	V ₁ = 2.7 V				50			50	μA
41	V _{CC} = MAX,	V ₁ = 0.5 V				-2			-2	mA
I _{OS} §	V _{CC} = MAX			-40		-100	-40		-100	mA
Іссн	V _{CC} = MAX,	V1 = 0 V			10	16		10	16	mA
ICCL	V _{CC} = MAX,	V ₁ = 4.5 V			20	36		20	36	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	UNIT
^t PLH		or B Y	R ₁ = 280 Ω, C _L = 15 pF	3	4.5	ns
^t PHL				3	5	ns
tPLH	A or B			4.5		ns
^t PHL			R _L = 280 Ω, C _L = 50 pF	5		ns



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

DM74LS04 Hex Inverting Gates

## SEMICONDUCTOR

FAIRCHILD

## DM74LS04 Hex Inverting Gates

#### **General Description**


This device contains six independent gates each of which performs the logic INVERT function.

#### **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS04M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS04SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS04N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



### Function Table

 $\mathbf{Y} = \overline{\mathbf{A}}$ 

Input	Output
A	Y
L	Н
н	L

H = HIGH Logic Level L = LOW Logic Level



### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
√ _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
ОН	HIGH Level Output Current			-0.4	mA
OL	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.7	3.4		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$		0.25	0.4	
I _I	Input Current @ Max	$V_{CC} = Max, V_I = 7V$			0.1	mA
	Input Voltage					
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
Ι _{ΙL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.36	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-20		-100	mA
ICCH	Supply Current with Outputs HIGH	V _{CC} = Max		1.2	2.4	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max		3.6	6.6	mA


Note 2: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


#### **Switching Characteristics**

at  $V_{CC}=5V$  and  $T_A=25^\circ C$ 

Symbol Parameter		C _L = 1	15 pF	C _L = 5	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	3	10	4	15	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	3	10	4	15	ns







DM74LS04 Hex Inverting Gates


#### SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 QUADRUPLE 2-INPUT POSITIVE-AND GATES SDLS033 – DECEMBER 1983 – REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain four independent 2-input AND gates.

The SN5408, SN54LS08, and SN54S08 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7408, SN74LS08 and SN74S08 are characterized for operation from 0° to 70 °C.



INP	UTS	OUTPUT
A	в	Y
н	н	н
L	х	L
X	L	L.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

SN5408, SN54LS08, SN54S08 . . . J OR W PACKAGE SN7408 . . . J OR N PACKAGE SN74LS08, SN74S08 . . . D, J OR N PACKAGE

#### (TOP VIEW)


1A 1B 1Y 2A 2B	1 2 3 4 5	14 VCC 13 4B 12 4A 11 4Y 10 3B
	4	Г
2B 🗌		10 3B
2Y 🗋	6	9 🗍 <b>3A</b>
	7	8 <b>]] 3Y</b>

SN54LS08, SN54S08 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

logic diagram (positive logic)







### SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 **QUADRUPLE 2-INPUT POSITIVE-AND GATES**

SDLS033 – DECEMBER 1983 – REVISED MARCH 1988

#### schematics (each gate)





Resistor values are nominal.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage: '08, 'S08	5.5 V
'LS08	
Operating free-air temperature range: SN54'	
SN74′	0°C to 70°C
Storage temperature range	$\dots \dots -65^{\circ}$ C to $150^{\circ}$ C

NOTE 1: Voltage values are with respect to network ground terminal.



## SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 QUADRUPLE 2-INPUT POSITIVE-AND GATES SDLS033 - DECEMBER 1983 - REVISED MARCH 1988

#### recommended operating conditions

		SN5408			SN7408		
	MIN	NOM	MAX	MIN	NOM	мах	UNIT
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH High-level input voltage	2			2			v
VIL Low-level input voltage			0.8			0.8	v
IOH High-level output current			- 0.8			- 0.8	mA
IOL Low-level output current			16			16	mA
T _A Operating free-air temperature	- 55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN540	3		SN740	8	
PARAMETER	TEST CONDITIONS T	MIN	TYP‡	MAX	MIN	түр‡	МАХ	UNIT
VIK	V _{CC} = MIN, I _t = - 12 mA			- 1.5			- 1.5	V
∨он	$V_{CC} = MIN, V_{1H} = 2V, I_{OH} = -0.8 \text{ mA}$	2.4	3.4		2.4	3.4		.V.
VOL	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	v
lį	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
Чн	V _{CC} = MAX, V ₁ = 2.4 V			40			40	μA
μL	V _{CC} = MAX, V ₁ = 0.4 V			- 1.6			- 1.6	mA
IOS §	V _{CC} = MAX	- 20		- 55	- 18		- 55	mA
ICCH	V _{CC} = MAX, V _I = 4.5 V		11	21		11	21	mA
ICCL	V _{CC} = MAX, V _l = 0 V		20	33		20	33	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . § Not more than one output should be shorted at a time.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
^t PLH					17.5	27	ns
tPHL	A or B	Y	R _L = 400 Ω, C _L = 15 pF		12	19	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



i

## SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 **QUADRUPLE 2-INPUT POSITIVE-AND GATES**

SDLS033 – DECEMBER 1983 – REVISED MARCH 1988

#### recommended operating conditions

		SN54LS08		SN74LS08			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH High-level input voltage	2			2			v
VIL Low-level input voltage			0.7			0.8	v
IOH High-level output current			- 0.4			- 0.4	mA
IOL Low-level output current			4			8	mA
T _A Operating free-air temperature	- 55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS T			SN64LS	08		SN74LS	08	
PARAMETER		TEST CONDIT	TIONS T	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	lı = — 18 mA				- 1.5			- 1.5	V
VOH	V _{CC} = MIN,	V _{IH} = 2 V,	^I OH = - 0.4 mA	2.5	3.4		2.7	3.4		v
	V _{CC} = MIN,	V _{1L} ≈ MAX,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	v
VOL	V _{CC} = MIN,	VIL = MAX,	IOL = 8 mA					0.35	0.5	
1	V _{CC} = MAX,	V1 = 7 V				0.1			0.1	mA
ін	V _{CC} = MAX,	V _I = 2.7 V				20			20	μA
ΊL	V _{CC} = MAX,	V1 = 0.4 V				- 0.4			- 0.4	mA
los§	V _{CC} = MAX			- 20		- 100	- 20		- 100	mA
Іссн	V _{CC} = MAX,	V ₁ = 4.5 V			2.4	4.8		2.4	4,8	mA
ICCL	V _{CC} = MAX,	V1 = 0 V			4.4	8.8		4.4	8.8	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

#### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN	түр	мах	UNIT
^t PLH	A or B	×	$R_1 = 2 k\Omega$ ,	C ₁ = 15 pF		8	15	ns
^t PHL	AOIB	Ŧ	n 2 ksz,	CL - 13 pr		10	20	ns



## SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 **QUADRUPLE 2-INPUT POSITIVE-AND GATES** SDLS033 – DECEMBER 1983 – REVISED MARCH 1988

#### recommended operating conditions

			SN54S0	8		SN74S0	8	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Su	ipply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH Hi	gh-level input voltage	2			2			v
VIL LO	ow-level input voltage			0.8		_	0.8	v
IOH Hi	gh-level output current			- 1		_	- 1	mA
IOL LO	ow-level output current			20			20	mA
TA O	perating free-air temperature	- 55		125	0		70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS †			SN54S0	8		8	UNIT		
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	V _{CC} = MIN,	l ₁ = -18 mA				-1.2			-1.2	v
VOH	V _{CC} = MIN,	V _{IH} = 2 V,	IOH = - 1 mA	2.5	3.4		2.7	3.4		v
VOL	V _{CC} = MIN,	V _{IL} = 0.8 V	1 _{OL} = 20 mA			0.5			0.5	v
l _l	V _{CC} = MAX,	VI ≈ 5.5 V				1			1	mA
ін	V _{CC} = MAX,	V ₁ = 2.7 V				50			50	μA
μL	V _{CC} = MAX,	V ₁ = 0.5 V				-2			2	mA
los§	V _{CC} = MAX			-40		-100	-40		100	mA
ICCH	V _{CC} = MAX,	V _I = 4.5 V	<u> </u>		18	32		18	32	mA
ICCL	V _{CC} = MAX,	VI = 0 V			32	57		32	57	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

PARAMETER	FROM (INPUT)	то (оитрит)	TEST CONDITIONS		түр	MAX	UNIT
^t PLH			R _I = 280 Ω, C _L = 15 pF		4.5	7	ns
^t PHL		v	HL-20032, CE-130		5	7,5	ns
^t PLH	A or B	Ŷ	$R_1 = 280 \Omega$ , $C_1 = 50 \rho F$		6		ns
^t PHL			R _L = 280 Ω, C _L = 50 ρF		7,5		ns

#### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

DM74LS20 Dual 4-Input NAND Gate

## FAIRCHILD

SEMICONDUCTOR

## DM74LS20 Dual 4-Input NAND Gate


#### **General Description**

This device contains two independent gates each of which performs the logic NAND function.

#### **Ordering Code:**

Order Number	Package Number	Package Description						
DM74LS20M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow						
DM74LS20N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						
Devices also available	Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.							

## Connection Diagram



#### Function Table

Y = ABCD

	Inp	outs		Output
Α	В	С	D	Y
Х	Х	Х	L	Н
Х	Х	L	Х	Н
Х	L	Х	Х	Н
L	Х	х	Х	н
н	н	н	н	L

H = HIGH Logic Level

L = LOW Logic Level X = Either LOW or HIGH Logic Level

#### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
он	HIGH Level Output Current			-0.4	mA
OL	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V	
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.7	3.4		V	
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$		0.35	0.5	v	
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$		0.25	0.4	]	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA	
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ	
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.36	mA	
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-20		-100	mA	
ICCH	Supply Current with Outputs HIGH	V _{CC} = Max		0.4	0.8	mA	
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max		1.2	2.2	mA	
Note 2: All	typicals are at $V_{CC} = 5V$ , $T_A = 25^{\circ}C$ .						


Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

#### **Switching Characteristics**

at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

Symbol	Parameter	C _L = 1	15 pF	C _L =	Units	
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	3	10	4	15	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	3	10	4	15	ns





DM74LS20 Dual 4-Input NAND Gate

SDAS113B – APRIL 1982 – REVISED DECEMBER 1994

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


#### description

These devices contain four independent 2-input positive-OR <u>gates</u>. They perform the Boolean functions  $Y = \overline{A} \cdot \overline{B}$  or Y = A + B in positive logic.

The SN54ALS32 and SN54AS32 are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ALS32 and SN74AS32 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)								
INP	UTS	OUTPUT						
Α	В	Y						
Н	Х	Н						
Х	Н	н						
L	L	L						

#### logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.


SN54ALS32, SN54AS32 J PACKAGE
SN74ALS32, SN74AS32D OR N PACKAGE
(TOP VIEW)

## SN54ALS32, SN54AS32 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### logic diagram (positive logic)



SDAS113B - APRIL 1982 - REVISED DECEMBER 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Operating free-air temperature range, $T_A$ : SN54ALS32	
SN74ALS32	
Storage temperature range	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54ALS32		SN	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-0.4			-0.4	mA
IOL	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	SN54ALS32 SN74ALS32			SN54ALS32		4ALS32		
PARAMETER	IESI C	T CONDITIONS		TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = –18 mA			-1.5			-1.5	V
VOH	$V_{CC}$ = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} -2	2		V _{CC} -2	2		V
VOL	V _{CC} = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL		I _{OL} = 8 mA					0.35	0.5	v
lı	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
IIH	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
۱ _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
١ _O §	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
Іссн	V _{CC} = 5.5 V,	V _I = 4.5 V		1.9	4		1.9	4	mA
ICCL	V _{CC} = 5.5 V,	V _I = 0		2.6	4.9		2.6	4.9	mA

[‡] All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (OUTPUT)	VC CL RL TA	UNIT			
			SN54A	LS32	SN74A	LS32	
			MIN	MAX	MIN	MAX	
^t PLH	A or B	Y	3	18	3	14	
^t PHL			3	16	3	12	ns

 $\P$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS113B - APRIL 1982 - REVISED DECEMBER 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} Input voltage, V _I	
Operating free-air temperature range, TA: SN54AS32	–55°C to 125°C
SN74AS32	0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54AS32		S	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
IOH	High-level output current			-2			-2	mA
IOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TERTO	ONDITIONS	SN	SN54AS32		SN74AS32			UNIT
PARAMETER	TESTC	TEST CONDITIONS		түр‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
VOH	V _{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2			V _{CC} -2	2		V
VOL	V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.35	0.5		0.35	0.5	V
lı	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
IIН	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
١ _{١L}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5			-0.5	mA
۱ _О §	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
Іссн	V _{CC} = 5.5 V,	VI = 4.5 V		7.3	12		7.3	12	mA
ICCL	V _{CC} = 5.5 V,	V <b>I</b> = 0		16.5	26.6		16.5	26.6	mA

[‡] All typical values are at V_{CC} = 5 V, T_A =  $25^{\circ}$ C.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.


#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	CL RL TA	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [¶]		UNIT	
			SN54	AS32	SN74/	AS32	
			MIN	MAX	MIN	MAX	
^t PLH	A or B	v	1	7.5	1	5.8	ns
^t PHL	AOIB	I	1	6.5	1	5.8	115

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS113B - APRIL 1982 - REVISED DECEMBER 1994



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

## FAIRCHILD

SEMICONDUCTOR

## DM74ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

#### **General Description**

The DM74ALS74A contains two independent positive edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and  $\overline{\mathsf{Q}}$  outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect.

Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal.

#### Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

September 1986

Revised February 2000


- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over LS74 at approximately half the power

#### **Ordering Code:**

Order Number	Package Number	Package Description	-
DM74ALS74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow	-
DM74ALS74ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	
DM74ALS74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



# Function Table

PR	CLR	CLK	D	Q	Q	
L	Н	Х	Х	Н	L	
н	L	Х	Х	L	Н	
L	L	Х	Х	H (Note 1)	H (Note 1)	
н	н	$\uparrow$	Н	н	L	
н	н	$\uparrow$	L	L	н	
н	н	L	Х	Q ₀	$\overline{Q}_0$	

Outputs

L = LOW State


H = HIGH State X = Don't Care

↑ = Positive Edge Transition

Q₀ = Previous Condition of Q

Note 1: This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (HIGH) level. The output levels in this condition are not guaranteed to meet the  $V_{OH}$  specification.

© 2000 Fairchild Semiconductor Corporation DS006109



#### Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Typical θ _{JA}	
N Package	87.0°C/W
M Package	117.0°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Pa	rameter	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	V	
VIH	HIGH Level Input Voltage		2			V	
VIL	LOW Level Input Voltage				0.8	V	
I _{OH}	HIGH Level Output Current				-0.4	mA	
I _{OL}	LOW Level Output Current				8	mA	
f _{CLK}	Clock Frequency		0		34	MHz	
t _{W(CLK)} Width of Clock Pulse	Width of Clock Pulse	HIGH	14.5			ns	
		LOW	14.5			ns	
t _W	Pulse Width Preset & Clear	LOW	14.5			ns	
t _{SU}	Data Setup Time	Data	15↑ (Note 3)		-		
		PRE or CLR Inactive	10↑ (Note 3)			ns	
t _H	Data Hold Time	•	0↑ (Note 3)			ns	
T _A	Free Air Operating Temp	erature	0		70	°C	

Note 3: The  $(\uparrow)$  arrow indicates the positive edge of the Clock is used for reference.

#### **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at  $V_{CC}$  = 5V,  $T_A$  = 25°C.


Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5 V, I_I = -18$	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level	I _{OH} = -0.4 mA		V 0			
	Output Voltage	$V_{CC} = 4.5 V$ to $5.5 V$		V _{CC} – 2			V
V _{OL}	LOW Level	$V_{CC} = 4.5V$	I _{OL} = 8 mA		0.35	0.5	V
	Output Voltage	$V_{IH} = 2V$	IOL = 0 IIIA		0.55	0.5	v
l _l	Input Current @	$V_{CC} = 5.5V,$	Clock, D			0.1	mA
	Max Input Voltage	$V_{IH} = 7V$	Preset, Clear			0.2	IIIA
I _{IH}	HIGH Level	$V_{CC} = 5.5V,$	Clock, D			20	A
	Input Current	$V_{IH} = 2.7V$	Preset, Clear			40	μA
IIL	LOW Level	V _{CC} = 5.5V,	Clock, D			-0.2	
	Input Current	$V_{IL} = 0.4V$	Preset, Clear (Note 5)			-0.4	mA
I _O	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.$	25V	-30		-112	mA
I _{CC}	Supply Current	V _{CC} = 5.5V (Note 4)			2.4	4	mA


**Note 5:** I_{IL} PRE and CLR pins not guaranteed to meet specifications with both PRE and CLK LOW.


### **Switching Characteristics**

over recommended operating free air temperature range.

Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	$V_{CC} = 4.5V$ to 5.5V			34		MHz
t _{PLH}	$R_L = 500\Omega$	Preset or Clear	Q or Q	3	13	ns
t _{PHL}	$C_L = 50 \text{ pF}$	Treaser of Olean	a la	5	15	ns
t _{PLH}		Clock	Q or Q	5	16	ns
t _{PHL}		CIUCK	90102	5	18	ns







- Package Options Include Plastic and Ceramic DIPs and Ceramic Flat Packages
- Dependable Texas Instruments Quality and Reliability

#### description

The '76 contains two independent J-K flip-flops with individual J-K, clock, preset, and clear inputs. The '76 is a positive-edge-triggered flipflop. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS76A contain two independent negativeedge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the highto-low clock transition for predicatble operation. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels as shown in the function table.

The SN5476 and the SN54LS76A are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7476 and the SN74LS76A are characterized for operation from 0 °C to 70 °C.

SN5476, SN54LS76A . . . J PACKAGE SN7476 . . . N PACKAGE SN74LS76A . . . D OR N PACKAGE (TOP VIEW)

1 CLK    1    16    1K      1 PRE    2    15    1Q      1 CLR    3    14    1Q      1 J    4    13    GND      VCC    5    12    2K      2CLK    6    11    2Q      2 PRE    7    10    2Q      2 CLR    8    9    2J				,
	1 PRE 1 CLR 1 J VCC 2 CLK 2 PRE	- 3 4 5	15 14 13	] 10 ] 10 ] GND ] 2К ] 20 ] 20 ] 20
	2 0 1 1 4	<u> </u>		

76 FUNCTION TABLE								
	INPUTS OUTPUTS							
PRE	CLR	к	Q	ā				
L	н	×	х	х	н	L		
н	L	×	х	х	L L	н		
L	L	х	х	х	нt	HT		
н	н	л	L	L	0 ₀	ā ₀		
н	н	л	н	Ł	н	L		
н	н	л	L	н	L	н		
н	н	н	TOG	GLE				

LS76A


FUNCTION TABLE								
	IN	OUTF	PUTS					
PRE	PRE CLR CLK J K					ā		
L	н	х	х	Х	н	L		
н	L	х	х	х	L	н		
L	L	×	х	х	н†	нţ		
н	н	4	L	L	Q0	$\overline{\alpha}_0$		
н	н	4	н	L	н	Ļ		
н	н	Ŧ	L	н	L	н		
н	н	Ļ	н	н	TOGGLE			
н	н	н	x	×	0 ₀	$\overline{\Omega}_0$		

[†] This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.




## SN5476, SN54LS76A SN7476, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR SDLS121 – DECEMBER 1983 – REVISED MARCH 1988

### logic diagrams (positive logic)









## logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## schematics of inputs and outputs









## SN5476, SN54LS76A SN7476, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR SDLS121 – DECEMBER 1983 – REVISED MARCH 1988

## schematics of inputs and outputs (continued)





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

'LS76A

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage: '76	
'LS76A	7 V
Operating free-air temperature range: SN54' 55 °C to 12	5°C
SN74' 0°C to 7	0°C
Storage temperature range	0°C

NOTE 1: Voltage values are with respect to network ground terminal.



## recommended operating conditions

				SN5476			SN7476	6	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage	······································			0.8			0.8	V
ЮН	High-level output current				0.4			- 0.4	mA
IOL	Low-level output current				16			16	mA
		CLK high	20		-	20			Ţ
tw	Pulse duration	CLK low	47			47			ns
		PRE or CLR low	25			25			
t _{su}	Input setup time before CLK †		0			0			ns
th	Input hold time-data after CLK ↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				evet		SN5476		SN7476			UNIT
		TEST CONDITIONS [†]		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK		V _{CC} = MIN,	lj = − 12 mA				- 1.5			- 1.5	V
Vон		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{IH} = 2 V,	V _{1L} = 0.8 V,	2.4	3.4		2.4	3.4		v
VOL		V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.2	0.4		0.2	0.4	v
ξį.		V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
	J or K		N - 0 4 M				40			40	μA
ЧН	All other	V _{CC} = MAX,	V _I = 2.4 V				80			80	<u><u></u></u>
	J or K						- 1.6			- 1.6	mA
ηr	All other	V _{CC} = MAX,	V _I = 0.4 V				- 3.2			- 3.2	- IIIA
los§		V _{CC} = MAX			- 20		- 57	- 18		- 57	mA
ICC#	THE PARTY OF THE P	V _{CC} = MAX,	See Note 2			10	20		10	20	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

§ Not more than one output should be shorted at a time.

¶Clear is tested with preset high and preset is tested with clear high.

#Average per flip-flop.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics,	, VCC = 5 \	$V, T_A = 25^{\circ}C$	(see note 3)
----------------------------	-------------	------------------------	--------------

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT
fmax				15	20		MHz
tPLH	PRE or CLR				16	25	ns
^t PHL	FRE OF CER	2012	$R_{L} = 400 \Omega$ , $C_{L} = 15 pF$		25	40	ns
^t PLH	CLK	Q or Q	]		16	25	ns
^t PHL	ULK				25	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



## SN5476, SN54LS76A SN7476, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR SDLS121 – DECEMBER 1983 – REVISED MARCH 1988

SDLS121 - DECEMBER 1983 - REVISED MARCH 198

### recommended operating conditions

			S	SN54LS76A		SN74LS76A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.75	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current		Î		4			8	mA
fclock	Clock frequency		0		30	0		30	MHz
		CLK high	20			20			ns
tw	Pulse duration	PRE or CLR low	25	·		25			115
		data high or low	20			20			
t _{su}	Setup time before CLK↓	CLR inactive	20			20			ns
	PRE inactive		25			25			l
t _h	Hold time-data after CLK		0		-	0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER					S	N54LS7	6A	S	N74LS7	6A	UNIT
			TEST CONDITIO	DNS	MIN	түр‡	MAX	MIN	түр‡	MAX	UNIT
VIK		V _{CC} = MIN,	lı = — 18 mA				- 1.5	<u> </u>		- 1.5	V
vон		V _{CC} = MIN, I _{OH} = − 0.4 mA	V _{IH} = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		v
		V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4	v
V _{OL}		V _{CC} = MIN, i _{OL} = 8 mA	V _{IL} = MAX,	V _{IH} = 2 V,					0.35	0.5	
	J or K						0.1			0.1	<u> </u>
I _E	CLR or PRE	V _{CC} = MAX,	V ₁ = 7 V				0.3			0.3	mA
	CLK						0.4			0.4	
	J or K						20			20	
ЧΗ	CLR or PRE	V _{CC} = MAX,	V ₁ = 2.7 V				60			60	μA
••••	CLK						80			80	
	J or K						- 0.4			- 0.4	mA
μL	All other	$-V_{CC} = MAX,$	∨ ₁ = 0.4 ∨				- 0.8			- 0.8	A
los§	<u> </u>	V _{CC} = MAX,	See Note 4		- 20		- 100	- 20		- 100	mA
	Total)	V _{CC} = MAX,	See Note 2			4	6		4	6	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	МАХ	UNIT
fmax				30	45		MHz
tPLH			$R_L = 2 k\Omega$ , $C_L = 15 pF$		15	20	ns
^t PHL	PRE, CLR or CLK	Q or Q	-		15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

SDAS006B - APRIL 1982 - REVISED DECEMBER 1994

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

## description

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean functions  $Y = A \oplus B$  or  $Y = \overline{AB} + A\overline{B}$  in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

The SN54ALS86 and SN54AS86A are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ALS86 and SN74AS86A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE
(each gate)


INP	UTS	OUTPUT
Α	В	Y
L	L	L
L	н	н
н	L	н
Н	Н	L

## logic symbol[†]




	_		
1A	1	$O_{14}$	] V _{CC} ] 4Β
1B		13	
1Y		12	]4A
2A 2B	4	11	]4Y
2B	5	10	] 3B
2Y		9	] 3A
GND	7	8	]3Y

#### SN54ALS86, SN54AS86A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SDAS006B - APRIL 1982 - REVISED DECEMBER 1994


## exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.




These are five equivalent exclusive-OR symbols valid for an 'ALS86 or 'AS86A gate in positive logic. Negation may be shown at any two ports.

## LOGIC-IDENTITY ELEMENT




The output is active (low) if all inputs are at the same logic level (i.e., A = B).

#### **EVEN-PARITY ELEMENT**



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

### ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.



SDAS006B - APRIL 1982 - REVISED DECEMBER 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Operating free-air temperature range, T _A : SN54ALS86	. −55°C to 125°C
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

		SN54ALS86		36	SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-0.4			-0.4	mA
IOL	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST	ONDITIONS	SN	154ALS8	36	SN	174ALS8	6	UNIT
PARAMETER	IESI C	UNDITIONS	MIN	MIN TYP [‡] MAX			typ‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.5			-1.5	V
VOH	$V_{CC}$ = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} -2			V _{CC} -2	2		V
VoL	V _{CC} = 4.5 V	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	VCC = 4.5 V	I _{OL} = 8 mA					0.35	0.5	v
lı	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
ΙΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
١ _{١L}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
۱ _O §	$V_{CC} = 5.5 V,$	V _O = 2.25 V	-20		-112	-30		-112	mA
ICC	V _{CC} = 5.5 V,	All inputs at 4.5 V		3.9	5.9		3.9	5.9	mA

[‡] All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL RL	= 50 pF = 500 ⊆		V,	UNIT
				SN54ALS86		LS86	
			MIN	MAX	MIN	MAX	
^t PLH	A or B	v	3	22	3	17	-
^t PHL	(other input low)	T	2	14	2	12	ns
^t PLH	A or B	v	3	22	3	17	ns
^t PHL	(other input high)		2	12	2	10	115

 $\P$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS006B - APRIL 1982 - REVISED DECEMBER 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Operating free-air temperature range, $T_A$ : SN54AS86A	
SN74AS86A	0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

		SN54AS86A		A	SN74AS86A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-2			-2	mA
IOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	теет	CONDITIONS	SN	SN54AS86A SN74AS86A		UNIT			
PARAMETER	TEST	CONDITIONS	MIN	typ‡	MAX	MIN	түр‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
VOH	$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		V
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.35	0.5		0.35	0.5	V
lı	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
Ι _{ΙΗ}	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
١ _١ ٢	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5			-0.5	mA
١ _O §	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
ІССН	V _{CC} = 5.5 V,	$V_{I(A)} = 4.5 V, V_{I(B)} = 0$		11	18		11	18	mA
ICCL	V _{CC} = 5.5 V,	V _I = 4.5 V		20	38		20	38	mA

[‡] All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.


## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL RL	$V_{CC} = 4.5 V to 5$ $C_L = 50 pF,$ $R_L = 500 \Omega,$ $T_A = MIN to MAX$		V,	UNIT
				SN54AS86A		S86A	
			MIN	MAX	MIN	MAX	
^t PLH	A or B	v	2	8.5	2	7.5	
^t PHL	(other input low)	T	2	8	2	6.5	ns
^t PLH	A or B	v	1	8	1	6.5	
^t PHL	(other input high)	T	1	9	1	7	ns

 $\P$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS006B - APRIL 1982 - REVISED DECEMBER 1994



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

## Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93 SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS SDLS940A - MARCH 1974 - REVISED MARCH 1988

'90A,	<b>'LS90</b>	Decade Counters
′92A,	'LS92	Divide By-Twelve Counters
'93A.	1 \$93	4-Bit Binary Counters

TVOCO	TYPICAL
TYPES	POWER DISSIPATION
'90A	145 mW
'92A, '93A	130 mW
LS90, LS92, LS93	45 mW

## description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a threestage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.

All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the  $Q_A$  output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the  $Q_D$  output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output  $Q_A$ .


SN5490A, SN54LS90 J OR W PACKAGE SN7490A N PACKAGE SN74LS90 D OR N PACKAGE (TOP VIEW)
CKB    1    14    CKA      R0(1)    2    13    NC      R0(2)    3    12 $Q_A$ NC    4    11 $Q_D$ V _{CC} 5    10    GND      R9(1)    6    9 $Q_B$ R9(2)    7    8 $Q_C$
SN5492A, SN54LS92 J OR W PACKAGE
SN7492A N PACKAGE
SN74LS92 D OR N PACKAGE
(TOP VIEW)
СКВ 🛛 1 🕖 14🛛 СКА
NC 2 13 NC
$RO(1)$ $\Box 6$ $9 \Box \Omega C$
R0(2) 7 8 QD
SN5493A, SN54LS93 J OR W PACKAGE SN7493 N PACKAGE SN74LS93 D OR N PACKAGE (TOP VIEW)
R0(1) [2 13] NC
$RO(2) \square 3 \qquad 12 \square Q_A$

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



## SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93 SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS SDLS940A – MARCH 1974 – REVISED MARCH 1988

## logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



SDLS940A - MARCH 1974 - REVISED MARCH 1988

'90A, 'LS90 BI-QUINARY (5-2)											
(	(See Note B)										
COUNT		ουτ									
	QA	QD	ac	QB							
0	L	L	L	L							
1	E	L	L	н							
2	L	L	н	L							
3	L	L	н	н							
4	L	н	L	L							
5	н	L	L	L							
6	н	L	L	н							
7	н	L	н	L							
8	н	L	н	н							
9	н	н	L	L							

#### '90A, 'LS90 **RESET/COUNT FUNCTION TABLE**

1	RESET	INPUTS	5		ουτ	PUT		
R ₀₍₁₎	R0(2)	R ₉₍₁₎	R9(2)	QD QC QB QA				
н	н	L	X	LLLL				
н	н	×	L	L L L L				
×	×	н	н	н	L	L	н	
×	L	х	L		CO	UNT		
L	×	L	х		CO	UNT		
L	×	х	L	COUNT				
x	L	L	x		со	UNT		

#### '93A, 'LS93 COUNT SEQUENCE

(See Note C)												
COUNT		ουτ	PUT									
	QD	$\mathbf{a}_{\mathbf{C}}$	٥ _B	QA								
0	L	L	L	L								
1	L	L	Ł	н								
2	L	L	н	L								
3	L	L	н	н								
4	L	н	L	L								
5	L	н	L	н								
6	L	н	н	L								
7	L	н	н	н								
8	н	L	L	L								
9	н	L	L	н								
10	н	L	н	L								
11	н	L	н	н								
12	н	н	L	L								
13	н	н	L	н								
14	н	н	н	L								
15	н	н	н	н								

#### '90A, 'LS90 BCD COUNT SEQUENCE (See Note A)

(See Note A)												
COUNT	OUTPUT											
COONT	٥D	QC	08	QA								
0	L	L	L	L								
1	L	L	L	н								
2	L	L	н	L								
3	L	L	н	н								
4	L	н	L	L								
5	L	н	L	н								
6	L	н	н	L								
7	L	н	н	н								
8	н	L	L	L								
9	н	L	L	н								

#### '92A, 'LS92 COUNT SEQUENCE ~

COUNT		OUT	PUT	
COUNT	QD	QC	QB	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	Ł	н	н
4	L	н	L	L
5	L	н	L	н
6	н	Ł	L	L
7	н	L	L	н
8	н	Ł	Н	L
9	н	L	н	н
10	н	н	L	L
11	н	н	L	н

#### '92A, 'LS92, '93A, 'LS93 **RESET/COUNT FUNCTION TABLE**


nese	1/COUNT	FUNC	21101	IADI	-6
RESET	INPUTS		001	PUT	
R ₀₍₁₎	R ₀₍₂₎	QD	ac	QB	QA
н	Н	L	L	L	L
L	х		CO	JNT	
x	L		CO	JNT	

- NOTES: A. Output  ${\tt Q}_{\mbox{{\rm A}}}$  is connected to input CKB for BCD count. B. Output  $Q_D$  is connected to input CKA for bi-quinary
  - count.
  - C. Output  $O_A$  is connected to input CKB.
  - D. H = high level, L = low level, X = irrelevant




SDLS940A - MARCH 1974 - REVISED MARCH 1988

## logic diagrams (positive logic)



The J and K inputs shown without connection are for reference only and are functionally at a high level. Pin numbers shown in ( ) are for the 'LS93 and '93A and pin numbers shown in ( ) are for the 54L93.


## schematics of inputs and outputs





SDLS940A - MARCH 1974 - REVISED MARCH 1988







SDLS940A – MARCH 1974 – REVISED MARCH 1988

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)							•	 •					7 V
Input voltage								 	•	•			5.5 V
Interemitter voltage (see Note 2)								 					5.5 V
Operating free-air temperature range	SN5490A	, SN5492A	, SN5493	Α.				 	•	-	–55	°C to	o 125°C
	SN7490A	, SN7492A	A, SN7493	Α.				 			. (	)°C i	to 70°C
Storage temperature range						 •	•	 			-65	'C to	5 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R₀ inputs, and for the '90A circuit, it also applies between the two R₉ inputs.

## recommended operating conditions

		1	0A, SN SN5493		SN749	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, ¹ OH				-800			-800	μA
Low-level output current, IOL				16			16	mA
Count frequency, f _{count} (see Figure 1)	A input	0		32	0		32	MHz
	B input	0		16	0		16	
	A input	15			15			
Pulse width, tw	B input	30			30			ns
	Reset inputs	15			15			
Reset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						'90A			'92A			'93A		UNIT
	PARAMETE	R [¶]	TEST CONDITIO	DNST	MIN	TYP	MAX	MIN	ТҮР‡	MAX	MIN	<b>ΤΥΡ</b> ‡	MAX	UNIT
ViH	High-level inpu	t voltage			2			2			2			V
VIL	Low-level inpu		· · · · · · · · · · · · · · · · · · ·				0.8			0.8			0.8	V
VIK	Input clamp vo		$V_{CC} = MIN, I_{I} = -1$	2 mA			-1.5			-1.5			-1.5	V
	High-level out		V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OH} = 2	2 V,	2.4	3.4		2.4	3.4		2.4	3.4		v
VOL	Low-level outp	out voltage	V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OL} =	2 V,		0.2	0.4		0.2	0.4		0.2	0.4	v
4	Input current maximum inp		V _{CC} = MAX, V ₁ = 5.	$V_{CC} = MAX, V_1 = 5.5 V$			1			1			1	mA
		Any reset					40			40			40	
Чн	High-level	СКА	$V_{CC} = MAX, V_1 = 2.$	4 V			80			80			80	μA
	input current	СКВ					120			120			80	L
		Any reset			T		-1.6			-1.6			-1.6	1
μĽ	Low-level	СКА	V _{CC} = MAX, V _I = 0.	.4 V			-3.2			-3.2			-3.2	MA
	input current	СКВ	1 .				-4.8			-4.8			-3.2	
	Short-circuit		·····	SN54'	-20		-57	-20		-57	-20		-57	mA
los	output curren	tŠ	V _{CC} = MAX SN74'		-18		-57	-18		-57	-18		57	
1cc	Supply curren		V _{CC} = MAX, See No	ote 3		29	42		26	39		26	39	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25$  °C.

SNot more than one output should be shorted at a time.

 ${}^{(1)}Q_A$  outputs are tested at  $I_{OL}$  = 16 mA plus the limit value for  $I_{1L}$  for the CKB input. This permits driving the CKB input while maintaining full fan out capability.

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SDLS940A - MARCH 1974 - REVISED MARCH 1988

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	FROM	то			'90A			'92A			'93A		UNIT
PARAMETER [†]	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	
	СКА	QA		32	42		32	42		32	42		MHz
fmax	СКВ	QB		16			16			16			
tPLH	СКА	0.			10	16		10	16		10	16	ns
tPHL		۵ _A			12	18		12	18		12	18	
tPLH		0			32	48		32	48		46	70	ns
tPHL	СКА	α _D			34	50		34	50		46	70	
tPLH		0	C _L = 15 pF,		10	16	_	10	16	1	10	16	ns
tPHL	СКВ	Ω _B	RL = 400 Ω,		14	21		14	21		14	21	
<u>ФLН</u>			See Figure 1		21	32		10	16		21	32	ns
tPHL	СКВ	QC		<b>F</b>	23	35		14	21		23	35	] ""
^t PLH		_	1		21	32		21	32		34	51	ns
tPHL	СКВ	QD			23	35		23	35		34	51	] ""
tPHL	Set-to-0	Any			26	40		26	40		26	40	ns
tPLH		Q _A , Q _D			20	30	1						ns
tPHL	Set-to-9	O _B , Q _C	1		26	40							

 $^{\dagger}f_{max}$  = maximum count frequency

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output



SDLS940A – MARCH 1974 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .			 	7V
Input voltage: R inputs			 	7V
A and B inputs			 	5.5 V
Operating free-air temperature range:	SN54LS	' Circuits	 	–55°C to 125°C
	SN74LS	' Circuits	 	0°C to 70°C
Storage temperature range			 	–65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		s	SN54LSS SN54LSS SN54LSS	92		UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μA
Low-level output current, IOL				4			8	mA
Count from the from Figure 1)	A input	0		32	0		32	MHz
Count frequency, f _{count} (see Figure 1)	B input	0		16	0		16	
	A input	15			15			
Pulse width, tw	B input	30			30			ns
	Reset inputs	30			30			1
Reset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	TER	TE	ST CONDITION	s†	1	N54LS9 N54LS9		_	N74LS9		UNIT
						MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	
VIH	High-level inpu	t voltage				2			2			V
VIL	Low-level input	t voltage						0.7			0.8	v
VIK	Input clamp vo	ltage	V _{CC} = MIN,	lı = -18 mA				-1.5			-1.5	V
VOH	High-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μA	Ą	2.5	3.4		2.7	3.4		v
VOL	Low-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V,	IOL = 4 mA¶		0.25	0.4		0.25 0.35	0.4 0.5	v
	Input current	Any reset	V _{CC} = MAX,	V1 = 7 V				0.1			0.1	
11	at maximum	СКА						0.2			0.2	mA
	input voltage	СКВ	$V_{CC} = MAX,$	VI = 5.5 V				0.4			0.4	
	High-level	Any reset						20			20	
Чн	input current	СКА	V _{CC} = MAX,	VI = 2.7 V				40			40	μA
	«iput cuireitt	СКВ	]					80			80	
	Low-level	Any reset						-0.4			-0.4	
ΗL	input current	СКА	V _{CC} = MAX,	V _I = 0.4 V				-2.4			-2.4	mA
	Input current	СКВ						-3.2			-3.2	L
los	Short-circuit ou	utput current §	V _{CC} = MAX			-20		-100	-20		-100	mΑ
100	Supply current		V _{CC} = MAX,	See Note 3	'LS90		9	15		9	15	mA
lcc	Supply cultent		VCC - WAA,	Jee Note 3	'LS92		9	15		9	15	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

 $\S$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

IQA outputs are tested at specified IOL plus the limit value of IL for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: I_{CC} is measured with all outputs open, both R_O inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SDLS940A – MARCH 1974 – REVISED MARCH 1988

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						s	N54LS9	13	S	N74LS9	)3	
	PARAMET	ER	TE	ST CONDITION	5'	MIN	түр‡	MAX	MIN	түр‡	MAX	UNIT
ViH	High-level inpu	t voltage				2			2			V
VIL	Low-level input	t voltage						0.7			0.8	V
VIK	Input clamp vo	Itage	V _{CC} = MIN,	l ₁ = -18 mA				-1.5			-1.5	V
Vон	High-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,		A	2.5	3.4		2.7	3.4		v
			V _{CC} = MIN,	VIH = 2 V,	10L = 4 mA 1	1	0.25	0.4		0.25	0.4	v
VOL	Low-level outp	ut voltage	VIL = VIL max		IOL = 8 mA¶					0.35	0.5	
	Input current	Any reset	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
4	at maximum input voltage	CKA or CKB	V _{CC} = MAX,	V1 = 5.5 V				0.2			0.2	
	High-level	Any reset		N - 0 7 V				20			20	μΑ
чн	input current	CKA or CKB	V _{CC} = MAX,	V ₁ = 2.7 V				40			80	<u><u></u></u>
		Any reset						-0.4			-0.4	
IIL.	Low-level	СКА	V _{CC} = MAX,	VI = 0.4 V				-2.4			-2.4	mA
	input current	СКВ	1					-1.6			-1.6	
los	Short-circuit o	utput current §	V _{CC} = MAX		-	-20		-100	-20		-100	mA
ICC	Supply current		V _{CC} = MAX,	See Note 3			9	15		9	15	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

[‡]All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $\P$   $\alpha_A$  outputs are tested at specified I  $_{OL}$  plus the limit value for I  $_{IL}$  for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: ICC is measured with all outputs open, both Ro inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	FROM	то			'LS90			'LS92			'LS93		UNIT
PARAMETER#	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ТҮР	мах	MIN	ТҮР	MAX	MIN	TYP	MAX	
	СКА	QA		32	42		32	42		32	42		MHz
f _{max}	СКВ	QB		16			16			16			
1PLH	OK A	0.	1		10	16		10	16		10	16	ns
1PHL	СКА	QA			12	18		12	18		12	18	
^t PLH	СКА	0-	1		32	48		32	48		46	70	ns
^t PHL		۵D			34	50		34	50		46	70	
1PLH	0110	0	С _L = 15 pF,		10	16		10	16		10	16	ns
^t PHL	СКВ	QB	RL = 2 kΩ		14	21		14	21		14	21	
1PLH	01/0	0	See Figure 1		21	32		10	16		21	32	ns
^t PHL	СКВ	ac			23	35		14	21		23	35	
tPLH		0	1		21	32		21	32		34	51	ns
TPHL	СКВ	QD			23	35		23	35		34	51	
tPHL	Set-to-0	Any	1		26	40		26	40		26	40	ns
^t ₽LH	6	Q _A , Q _D	]		20	30							ns
^t PHL	Set-to-9	QB, QC			26	40							


#fmax = maximum count frequency

tPLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output




SDLS940A – MARCH 1974 – REVISED MARCH 1988





SDLS940A - MARCH 1974 - REVISED MARCH 1988

## PARAMETER MEASUREMENT INFORMATION



## LOAD CIRCUIT

- NOTES: A. Input pulses are supplied by a generator having the following characteristics: for '90A, '92A, '93A,  $t_r \leq 5$  ns,  $t_f \leq 5$  ns, PRR = 1 MHz, duty cycle = 50%,  $Z_{out} \approx 50$  ohms; for 'LS90, 'LS92, 'LS93,  $t_r \le 15$  ns,  $t_f \le 5$  ns, PRR = 1 MHz, duty cycle = 50%,  $Z_{out} \approx 50$  ohms.
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.
  - D. Each reset input is tested separately with the other reset at 4.5 V.
  - E. Reference waveforms are shown with dashed lines.
  - F. For '90A, '92A, and '93A;  $V_{ref}$  = 1.5 V. For 'LS90, 'LS92, and 'LS93;  $V_{ref}$  = 1.3 V.

FIGURE 1B



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

## SN54LS138, SN54S138, SN74LS138, SN74S138A **3 LINE TO 8 LINE DECODERS/DEMULTIPLEXERS**

SDLS014

- **Designed Specifically for High-Speed:** Memory Decoders Data Transmission Systems
- **3 Enable Inputs to Simplify Cascading** and/or Data Reception
- Schottky-Clamped for High Performance

#### description

These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these docoders can be used to minimize the effects of system decoding. When employed with highspeed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

The 'LS138, SN54S138, and SN74S138A decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

All of these decoder/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design.


The SN54LS138 and SN54S138 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS138 and SN74S138A are characterized for operation from 0°C to 70°C.

DECEMBER 1972-REVISED MARCH 1988

SN54LS138, SN54S138 J OR W PACKAGE SN74LS138, SN74S138A D OR N PACKAGE (TOP VIEW)
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
SN54LS138, SN54S138 FK PACKAGE (TOP VIEW)
C $2 \times 2 $

NC-No internal connection

#### logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per tha terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1972, Texas Instruments Incorporated

## SN54LS138, SN54S138, SN74LS138, SN74S138A 3-LINE-TO 8-LINE DECODERS/DEMULTIPLEXERS

logic diagram and function table



Pin numbers shown are for D, J, N, and W packages.


	D	IPUT	S							~		
ENA	BLE	S	ELEC	Т		-		101	FUI	ə 		
G1	Ğ2*	С	8	Α	YO	Y1	Y2	YЗ	<b>Y4</b>	Y5	Y6	¥7
х	н	X	x	X	н	н	н	Н	H	Н	Н	н
L	х	x	х	x	н	н	н	н	н	н	н	н
н	Ĺ	L	L	L	L	н	н	н	н	н	н	н
н	L	L	L	н	н	Ļ	н	н	н	н	н	н
н	L	L	н	L	н	н	L	н	н	н	н	H
н	L	L	н	н	н	н	н	L	н	Н	н	н
н	L	н	Ļ	L	н	н	н	н	L	н	Н	н
н	L	н	L	н	н	н	н	н	н	Ļ	н	н
н	Ł	н	н	L	н	н	н	Н	н	н	L	н
н	L	н	н	н	н	н	н	н	н	н	н	L

'LS138, SN54138, SN74S138A FUNCTION TABLE

* $\overline{G}2 = \overline{G}2A + \overline{G}2B$ H = high level, L = low level, X = irrelevant



## SN54LS138, SN54S138, SN74LS138, SN74S138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) 7 V	
Input voltage	
Operating free-air temperature range: SN54LS138, SN54S138 55 °C to 125 °C	
SN74LS138, SN74S138A 0°C to 70°C	
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.



## SN54LS138, SN74LS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

#### recommended operating conditions

		SN54LS138 SN74LS138			38			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
√ін	High-level input voltage	2			2			v
VIL	Low-level input voltage			0.7			0.8	v
ЮН	High-level output current			-0.4			-0.4	mA
^I OL	Low-level output current			4			8	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS		S	N54LS1	38	S	N74LS1	38	
PARAMETER		TEST CONDITIONS	ļ	MIN	TYP‡	MAX	MIN	TYP	MAX	רואט
Viκ	$V_{CC} = MIN,$	_lj = ~18 mA				- 1.5			-1.5	v
Voн	V _{CC} = MIN, I _{OH} = -0.4 m	$V_{IH} = 2 V, V_{IL} = MAX,$		2.5	3.4		2.7	3.4		v
<u> </u>	$V_{CC} = MIN,$	$V_{\rm H} = 2 V$ ,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	$V_{IL} = MAX$		1 _{0L} = 8 mA					0.35	0.5	v
ц	VCC = MAX.	$V_{I} \neq 7 V$				Q.1			0.1	mA
IIH	$V_{CC} = MAX,$	VI = 2.7 V				20			20	μA
1			Enable			-0.4			-0.4	mА
կլ	V _{CC} = MAX,	VI = 0.4 V	A, B, C			-0.2			-0.2	ШΑ
los	VCC = MAX			- 20		100	- 20		- 100	mA
^I CC	$V_{CC} = MAX$	Outputs enabled and open			6.3	10		6.3	10	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

§Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

#### SN54LS138 FROM то LEVELS PARAMETER SN74LS138 UNIT TEST CONDITIONS (INPUT) (OUTPUT) OF DELAY TYP MAX MIN 11 20 ns t**P**LH 2 18 41 ^tPHL Binary ns Any Select 21 27 ns ^tPLH 3 39 **TPHL** $R_L = 2 k\Omega$ . $C_{L} = 15 \text{ pF},$ 20 กร See Note 2 12 18 ns **tPLH** 2 20 32 ns ^tPHL Enable Any 14 26 ns τριμ 3 13 38 ns t<u>PHĻ</u>

## switching characteristics, VCC = 5 V, TA = $25^{\circ}$ C

¶tpLH = propagation delay time, low-to-high-level ouput

tp_{HL} = propagation delay time, high-to-low-level output

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



## SN54S138, SN74S138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
nput voltage	5.5 V
Operating free-air temperature range: SN54S138	25°C
SN74S138A 0°C to	70°C
Storage temperature range $\dots \dots \dots$	50°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		s	SN54S138 SN74S138A				8A	
		MIN	NOM	MAX	MIN	NOM	MAX	QMIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
юн	High-level output current			- 1			-1	mΑ
IOL	Low-level output current			20			20	mΑ
TA	Operating free-air temperature	- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	-	TEST CONDITIONS [†]		1	N54S13 N74S13		UNIT
				MIN	TYP [‡]	MAX	
Vik	$V_{CC} = MIN$	l∣ = −18 mA				-1.2	v
N	Martin Ballhi		SN54S'	2.5	3.4		V
∨он	V _{CC} ≠ MIN,	$V_{IH} = 2 V$ , $V_{IL} = 0.8 V$ . $I_{OH} = -1 mA$	SN745'	2.7	3.4		Ý
Vol	$V_{CC} = MIN,$	V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA				0.5	V
4	$V_{CC} = MAX$	$V_{ } = 5.5 V$				1	mA
ЧН	VCC = MAX.	Vj = 2.7 V		1		50	μA
۱ <u>۱</u> ۲	$V_{CC} = MAX,$	$V_1 = 0.5 V$				- 2	mΑ
los§	$V_{CC} = MAX$		_	-40		- 100	ΜA
'cc	V _{CC} = MAX.	Outputs enabled and open			49	74	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.



## SN54S138, SN74S13BA **3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS**

switching characteristics,  $V_{CC} = 5 V$ ,  $T_{A} = 25 °C$ 

PARAMETER	FROM	TO	LEVELS	TEST CONDITIONS		SN54S138 SN74S138A				
	(INPUT)	(OUTPUT)	OF DELAY		MIN	TYP	MAX	1		
tPLH .						4.5	7	ns		
^t PHL	Binary	4	2			7	10.5	ns		
^t PLH	Select	Any	3			7.5	12	ns		
^t PHL			3	RL ≕ 280 Ω, CL = 15	ipF,	8	12	ns		
^t PLH				See Note 2		5	8	กร		
^t PHL		<b>A</b> .	2			7	11	ns		
^t PLH	Enable	Алу				7	11	ns		
^t PHL			3			7	11	ns		

----

_____

----

[†]tPLH = propagation delay time, low-to-high-level output
 tpHL = propagation delay time, high-to-low-level output
 NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

## FAIRCHILD

SEMICONDUCTOR

## DM74LS151 1-of-8 Line Data Selector/Multiplexer

## **General Description**

This data selector/multiplexer contains full on-chip decoding to select the desired data source. The DM74LS151 selects one-of-eight data sources. The DM74LS151 has a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output HIGH, and the Y output LOW.

The DM74LS151 features complementary W and Y outputs.

## **Features**


- Select one-of-eight data lines
- Performs parallel-to-serial conversion
- Permits multiplexing from N lines to one line
- Also for use as Boolean function generator
- Typical average propagation delay time data input to W output 12.5 ns
- Typical power dissipation 30 mW

## **Ordering Code:**

Package Number	Package Description
M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
	M16A M16D

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagram**





## **Truth Table**

	Inputs				Outputs	
	Select		Strobe	v	w	
С	В	Α	S	•	••	
Х	Х	Х	Н	L	Н	
L	L	L	L	D0	D0	
L	L	н	L	D1	D1	
L	н	L	L	D2	D2	
L	н	н	L	D3	D3	
н	L	L	L	D4	D4	
н	L	н	L	D5	D5	
н	н	L	L	D6	D6	
н	н	н	L	D7	D7	


H = HIGH Level L = LOW Level

X = Don't Care

D0, D1...D7 = the level of the respective D input

© 2000 Fairchild Semiconductor Corporation DS006392

www.fairchildsemi.com



## Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# DM74LS151

## **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
юн	HIGH Level Output Current			-0.4	mA
OL	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

## **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$		0.25	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
IIH	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μA
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 3)	-20		-100	mA
I _{CC}	Supply Current	V _{CC} = Max (Note 4)		6	10	mA

Note 2: All typicals are at V_{CC} = 5V,  $T_A = 25^{\circ}C$ .

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 4: I_{CC} is measured with all outputs OPEN, strobe and data select inputs at 4.5V, and all other inputs OPEN.


www.fairchildsemi.com


S
~
S
4
N
⋝

## **Switching Characteristics**

#### at $V_{CC}=5V$ and $T_A=25^\circ C$ $R_L = 2 k\Omega$ From (Input) $\boldsymbol{C_L}=\boldsymbol{50}~\boldsymbol{pF}$ Symbol Parameter $C_L = 15 \text{ pF}$ Units To (output) ם Min Max Min Max Propagation Delay Time Select t_{PLH} 43 46 ns LOW-to-HIGH Level Output (4 Levels) to Y Propagation Delay Time Select t_{PHL} 30 36 ns HIGH-to-LOW Level Output (4 Levels) to Y t_{PLH} Propagation Delay Time Select 25 23 ns LOW-to-HIGH Level Output (3 Levels) to W Propagation Delay Time Select t_{PHL} 32 40 ns HIGH-to-LOW Level Output (3 Levels) to W Propagation Delay Time Strobe t_{PLH} 42 44 ns LOW-to-HIGH Level Output to Y Propagation Delay Time Strobe t_{PHL} 32 40 ns HIGH-to-LOW Level Output to Y Propagation Delay Time Strobe t_{PLH} 24 27 ns LOW-to-HIGH Level Output to W Propagation Delay Time Strobe t_{PHL} 30 36 ns HIGH-to-LOW Level Output to W Propagation Delay Time D0 thru D7 t_{PLH} 32 35 ns LOW-to-HIGH Level Output to Y t_{PHL} Propagation Delay Time D0 thru D7 26 33 ns HIGH-to-LOW Level Output to Y Propagation Delay Time D0 thru D7 t_{PLH} 21 25 ns LOW-to-HIGH Level Output to W Propagation Delay Time D0 thru D7 t_{PHL} 20 27 ns HIGH-to-LOW Level Output to W







# FAIRCHILD

SEMICONDUCTOR

# DM74LS154 4-Line to 16-Line Decoder/Demultiplexer

#### **General Description**

Each of these 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs, G1 and G2, are LOW. The demultiplexing function is performed by using the 4 input lines to address the output line, passing data from one of the strobe inputs with the other strobe input LOW. When either strobe input is HIGH, all outputs are HIGH. These demultiplexers are ideally suited for implementing high-performance memory decoders. All inputs are buffered and input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design.

#### **Features**

Decodes 4 binary-coded inputs into one of 16 mutually exclusive outputs


August 1986

Revised March 2000


- Performs the demultiplexing function by distributing data from one input line to any one of 16 outputs
- Input clamping diodes simplify system design
- High fan-out, low-impedance, totem-pole outputs
- Typical propagation delay
  3 levels of logic
  23 ns
  Strobe
  19 ns
- Typical power dissipation 45 mW

#### **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS154WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74LS154N	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide
Devices also available	in Tane and Reel Specify	by appending the suffix letter "X" to the ordering code



#### Logic Diagram



© 2000 Fairchild Semiconductor Corporation DS006394

DM74LS154

un	ctio	n T	abl	е																	
		Inpu	ts			Outputs															
G1	G2	D	С	В	Α	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	н	н	L	н	н	н	н	н	н	н	н	н	н	н	н	н	Н
L	L	L	L	н	L	н	н	L	н	н	н	н	н	н	н	н	н	н	н	н	Н
L	L	L	L	н	н	н	н	н	L	н	н	н	н	н	н	н	н	н	н	н	Н
L	L	L	н	L	L	н	н	н	н	L	н	н	н	н	н	н	н	н	н	н	н
L	L	L	н	L	н	н	н	н	н	н	L	н	н	н	н	н	н	н	н	н	н
L	L	L	н	н	L	н	н	н	н	н	н	L	н	н	н	н	н	н	н	н	F
L	L	L	н	н	н	н	н	н	н	н	н	н	L	н	н	н	н	н	н	н	F
L	L	н	L	L	L	н	н	н	н	н	н	н	н	L	н	н	н	н	н	н	F
L	L	н	L	L	н	н	н	н	н	н	н	н	н	н	L	н	н	н	н	н	F
L	L	н	L	н	L	н	н	н	н	н	н	н	н	н	н	L	н	н	н	н	F
L	L	н	L	н	н	н	н	н	н	н	н	н	н	н	н	н	L	н	н	н	F
L	L	н	н	L	L	н	н	н	н	н	н	н	н	н	н	н	н	L	н	н	F
L	L	н	н	L	н	н	н	н	н	н	н	н	н	н	н	н	н	н	L	н	F
L	L	н	н	н	L	н	н	н	н	н	н	н	н	н	н	н	н	н	н	L	F
L	L	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	L
L	н	х	Х	Х	Х	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н
н	L	х	Х	х	х	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н
н	н	х	х	х	х	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	H

L = Low Level X = Don't Care

#### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# DM74LS154

### **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
юн	HIGH Level Output Current			-0.4	mA
OL	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$\begin{split} V_{CC} &= \text{Min}, \ \textbf{I}_{OH} = \text{Max} \\ V_{IL} &= \text{Max}, \ V_{IH} = \text{Min} \end{split}$	2.7	3.4		V
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max		0.25	0.4	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
IIH	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μA
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 3)	-20		-100	mA
I _{CC}	Supply Current	V _{CC} = Max (Note 4)		9	14	mA

Note 2: All typicals are at V_{CC} = 5V,  $T_A = 25^{\circ}C$ .


Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 4:  $I_{CC}$  is measured with all outputs OPEN and all inputs GROUNDED.

## **Switching Characteristics**

at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

		From (Input)		$R_L = 2 k\Omega$					
Symbol	Parameter	To (Output)	<b>C</b> _L =	C _L = 15 pF		50 pF	Units		
			Min	Max	Min	Max			
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Data to Output		30		35	ns		
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Data to Output		30		35	ns		
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Strobe to Output		20		25	ns		
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Strobe to Output		25		35	ns		







# DM74ALS161B, DM74ALS162B, DM74ALS163B Synchronous Four-Bit Counter

### **Features**

- Switching specifications at 50pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterpart
  - - ESD inputs

# **General Description**

These synchronous presettable counters feature an internal carry look ahead for application in high speed counting designs. The DM74ALS162B is a four-bit decade counter, while the DM74ALS161B and DM74ALS163B are four-bit binary counters. The DM74ALS161B clears asynchronously, while the DM74ALS162B and DM74ALS163B clear synchronously. The carry output is decoded to prevent spikes during normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that outputs change coincident with each other when so instructed by count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable, that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with set up data after the next clock pulse regardless of the levels of enable input. LOW-to-HIGH transitions at the load input are perfectly acceptable regardless of the logic levels on the clock or enable inputs.

The DM74ALS161B clear function is asynchronous. A low level at the clear input sets all four of the flip-flop outputs LOW regardless of the levels of clock, load or enable inputs. These two counters are provided with a clear on power-up feature. The DM74ALS162B and DM74ALS163B clear function is synchronous; and a low level at the clear input sets all four of the flip-flop outputs

- Improved AC performance over Schottky and low power Schottky counterparts
- Synchronously programmable
- Internal look ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line

LOW after the next clock pulse, regardless of the levels of enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs. LOW-to-HIGH transitions at the clear input of the DM74ALS162B and DM74ALS163B are also permissible regardless of the levels of logic on the clock, enable or load inputs.

The carry look ahead circuitry provides for cascading counters for n bit synchronous application without additional gating. Instrumental in accomplishing this function are two count enable inputs (P and T) and a ripple carry output. Both count enable inputs must be HIGH to count. The T input is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high level output pulse with a duration approximately equal to the high level portion of QA output. This high level overflow ripple carry pulse can be used to enable successive cascaded stages. HIGH-to-LOW level transitions at the enable P or T inputs of the DM74ALS161B through DM74ALS163B may occur regardless of the logic level on the clock.

The DM74ALS161B through DM74ALS163B feature a fully independent clock circuit. changes made to control inputs (enable P or T, or load) that will modify the operating mode will have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.


May 2007

# **Ordering Information**

Order Number	Package Number	Package Description
DM74ALS161BM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM74ALS162BM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM74ALS162BN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
DM74ALS163BM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM74ALS163BN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.

# **Connection Diagram**




# Mode Select Table

Clear	Load	Enable T	Enable P	Action on the Rising Clock Edge (∠)
L	Х	Х	Х	Reset (Clear)
Н	L	Х	Х	Load $(P_n \rightarrow Q_n)$
Н	Н	Н	Н	Count (Increment)
Н	Н	L	Х	No Change (Hold)
Н	Н	Х	L	No Change (Hold)


H = HIGH Voltage Level


L = LOW Voltage Level


X = Immaterial




3









# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	7V
VI	Input Voltage	7V
T _A	Operating Free Air Temperature Range	0°C to +70°C
T _{STG}	Storage Temperature Range	–65°C to +150°C
$\theta_{JA}$	Typical Thermal Resistance	
	N Package	78.1°C/W
	M Package	106.8°C/W

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol		Parameter		Min.	Nom.	Max.	Units
V _{CC}	Supply Voltage			4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage	)		2			V
V _{IL}	LOW Level Input Voltage					0.8	V
I _{OH}	HIGH Level Output Current					-0.4	mA
I _{OL}	LOW Level Output Curre	LOW Level Output Current					mA
f _{CLK}	Clock Frequency		0		40	MHz	
t _{SETUP}	Setup Time Data; A, B, C, D			151 ⁽¹⁾			ns
		En P, En T	15 ⁽¹⁾			]	
		Load	151 ⁽¹⁾			]	
		Clear (Only for DM74ALS162B and DM74ALS163B)	LOW	151 ⁽¹⁾			]
			HIGH	12 ⁽¹⁾			]
	Setup 1 (Only for 161B)	Clear Inactive	10	4		]	
t _{HOLD}	Hold Time	Data; A, B, C, D		0 ^{↑(1)}	-3		ns
		En P, En T	0 ^{↑(1)}	-3			
		Load	0↑ ⁽¹⁾	-4		]	
		Clear (Only for DM74ALS162B a DM74ALS163B	and	0 ^{↑(1)}	-7		
	Hold 0 (Only for 161B)	Clear		0	-4		]
t _W	Width of Clock or	CLK HIGH or LOW		12.5			ns
	Clear Pulse	DM74ALS161B CLR LOW	15			]	
	Width of Load Pulse		15			]	
T _A	Operating Free Air Tempo	erature		0		70	°C

#### Note:

1. The symbol (1) indicates that the rising edge of the clock is used as a reference.

# **Electrical Characteristics**

Over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditio	Min.	Тур.	Max.	Units	
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18n$	ηA			-1.5	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -0.4 \text{mA}, V_{CC} =$	4.5V to 5.5V	$V_{CC} - 2$			V
V _{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V$ $I_{OL} = 4mA$			0.25	0.4	V
			I _{OL} = 8mA		0.35	0.5	
I _I	Input Current at Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7$	'V			20	μA
IIL	LOW Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4$	V			-0.2	mA
Ι _Ο	Output Drive Current	$V_{CC} = 5.5 V, V_{O} = 2.2$	-30		-112	mA	
I _{CC}	Supply Current	$V_{CC} = 5.5V$			12	21	mA

# Switching Characteristics DM74ALS161B

Over recommended operating free air temperature range.

Symbol	Parameter	Conditions	From	То	Min.	Max.	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V,			40		MHz
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output	$R_{L} = 500\Omega,$ $C_{L} = 50pF$	Clock	Ripple Carry	5	20	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output		Clock	Ripple Carry	5	20	ns
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output		Clock	Any Q	4	15	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output		Clock	Any Q	6	20	ns
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output		En T	Ripple Carry	3	13	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output		En T	Ripple Carry	3	13	ns
t _{PHL}	Propagation Delay Time,	1	Clear	Any Q	8	24	ns
	HIGH-to-LOW Level Output		Clear	Ripple Carry	11	23	


# Switching Characteristics DM74ALS162B, DM74ALS163B

Over recommended operating free air temperature range.


Symbol	Parameter	Conditions	From	То	Min.	Max.	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V,			40		MHz
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output	$ \begin{array}{l} R_{L} = 500\Omega, \\ C_{L} = 50pF, \end{array} $	Clock	Ripple Carry	5	20	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output	$T_A = Min.$ to Max.	Clock	Ripple Carry	5	20	ns
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output		Clock	Any Q	4	15	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output		Clock	Any Q	6	20	ns
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output		En T	Ripple Carry	3	13	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output		En T	Ripple Carry	3	13	ns



Dimensions are in millimeters unless otherwise noted.



DM74ALS161B, DM74ALS162B, DM74ALS163B Synchronous Four-Bit Counter





SEMICONDUCTOR

# U

#### TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks

ACEx [®] Build it Now [™] CorePLUS [™] <i>CROSSVOLT</i> [™] CTL [™] Current Transfer Logic [™] EcoSPARK [®] FACT Quiet Series [™] FACT [®] FACT [®] FAST [®] FastvCore [™] FPS [™] FRFET [®] Global Power Resource SM Green FPS [™]	Green FPS™ e-Series™ GTO™ <i>i-Lo</i> ™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroPak™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® Power247® POWEREDGE®	Power-SPM [™] PowerTrench [®] Programmable Active Droop [™] QFET [®] QS [™] QT Optoelectronics [™] Quiet Series [™] RapidConfigure [™] SMART START [™] SMART START [™] SPM [®] STEALTH [™] SuperFET [™] SuperSOT [™] -3 SuperSOT [™] -6 SuperSOT [™] -8	SyncFET TM The Power Franchise [®] TinyBoost TM TinyBuck TM TinyLogic [®] TINYOPTO TM TinyPower TM TinyPWM TM TinyWire TM WSerDes TM UHC [®] UniFET TM VCX TM
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. 128



# DM74ALS174, DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

## Features

- Advanced oxide-isolated ion-implanted Schottky TTL process
- Pin and functional compatible with LS family counterpart
- Typical clock frequency maximum is 80MHz
- Switching performance guaranteed over full temperature and V_{CC} supply range

# **General Description**

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop.


Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.

# **Ordering Information**

Ordering Code	Package Number	Package Description
DM74ALS174M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM74ALS174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS175M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM74ALS175SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS175N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.

May 2007



2

# **Function Table**

	Inputs	Οι	Itputs	
Clear	Clock	D	Q	$\overline{\mathbf{Q}}^{(1)}$
L	Х	Х	L	Н
Н	↑	Н	Н	L
Н	↑	L	L	Н
Н	L	Х	Q ₀	$\overline{Q}_0$

H = HIGH Level (steady state) L = LOW Level (steady state)


X = Don't Care  $\uparrow = Transition from LOW-to-HIGH Level$ 

Q₀ = the level of Q before the indicated steady-state input conditions were established.


#### Note:

1. Applies to DM74ALS175 only.

# **Logic Diagrams**







# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	7V
VI	Input Voltage	7V
T _A	Operating Free Air Temperature Range	0°C to +70°C
T _{STG}	Storage Temperature Range	–65°C to +150°C
θ _{JA}	Typical Thermal Resistance	
	N Package	77.9°C/W
	M Package	107.3°C/W

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Min.	Nom.	Max.	Units
V _{CC}	Supply Voltage	Supply Voltage		5	5.5	V
V _{IH}	HIGH Level Inpu	t Voltage	2			V
V _{IL}	LOW Level Input	Voltage			0.8	V
I _{ОН}	HIGH Level Output Current				-0.4	mA
I _{OL}	LOW Level Output Current				8	mA
t _W	Pulse Width	Clock HIGH or LOW	10			ns
		Clear LOW	10			
t _{SETUP}	Setup Time ⁽²⁾	Data Input	10↑			ns
		Clear, Inactive State	6↑			
t _{HOLD}	Data Hold Time ⁽²⁾		0↑			ns
f _{CLOCK}	Clock Frequency		0		50	MHz
T _A	Free Air Operatir	ng Temperature	0		70	°C

#### Note:

2. The symbol  $\uparrow$  indicates that the rising edge of the clock is used as reference.

# **Electrical Characteristics**

Over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Cond	itions	Min.	Тур.	Max.	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = 1000$	–18 mA			-1.5	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -400 \mu A, V_{C}$	$C_{C} = 4.5V \text{ to } 5.5V$	$V_{CC} - 2$	V _{CC} – 1.6		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V, I_{OL} =$	8mA		0.35	0.5	V
Ι _Ι	Input Current at Max. Input Voltage	V _{CC} = 5.5V, V _{IN} =	7V			0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} =$	2.7V			20	μA
Ι _{ΙL}	LOW Level Input Current	$V_{CC} = 5.5 V, V_{IN} =$	0.4V			-0.1	mA
Ι _Ο	Output Drive Current	$V_{CC} = 5.5V, V_{O} =$	2.25V	-30		-112	mA
I _{CC}	Supply Current	$V_{CC} = 5.5V,$	DM74ALS174		11	19	mA
		Clock = 4.5V, Clear = GND, D Input = GND	DM74ALS175		8	14	


# **Switching Characteristics**


Over recommended operating free air temperature range.


Symbol	Parameter	Conditions	Min.	Max.	Units
f _{MAX}	Maximum Clock Frequency	$R_L = 500\Omega$ ,	50		MHz
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output From Clear (175 Only)	$C_L = 50 pF,$ $V_{CC} = 4.5 V to 5.5 V$	5	18	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output From Clear		8	23	ns
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output From Clock	-	3	15	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output From Clock		5	17	ns



Dimensions are in millimeters unless otherwise noted.









SEMICONDUCTOR

# U

#### TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. 128


SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


- Counts 8-4-2-1 BCD or Binary
- Single Down/Up Count Control Line
- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presettable with Load Control
- Parallel Outputs
- Cascadable for n-Bit Applications


		TYPICAL	
	AVERAGE	MAXIMUM	TYPICAL
TYPE	PROPAGATION	CLOCK	POWER
	DELAY	FREQUENCY	DISSIPATION
<b>'190,'191</b>	20 ns	25MHz	325mW
'LS190,'LS191	20 ns	25MHz	100mW


#### description

The '190, 'LS190, '191, and 'LS191 are synchronous, reversible up/down counters having a complexity of 58 equivalent gates. The '191 and 'LS191 are 4-bit binary counters and the '190 and 'LS190 are BCD counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.











The outputs of the four master-slave flip-flops are triggered on a low-to-high transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter count up and when high, it counts down. A false clock may occur if the down/up input changes while the clock is low. A false ripple carry may occur if both the clock and enable are low and the down/up input is high during a load pulse.

These counters are fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The clock, down/up, and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.


Series 54' and 54LS' are characterized for operation over the full military temperature range of -55 °C to 125 °C; Series 74' and 74LS' are characterized for operation from 0 °C to 70 °C.



Copyright © 1988, Texas Instruments Incorporated

#### SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL SDLS072 – DECEMBER 1972 – REVISED MARCH 1988

### logic symbols[†]




[†] These symbols are accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.



# SN54190, SN54LS190, SN74190, SN74LS190 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988




Pin numbers shown are for D, J, and N packages.



# SN54191, SN54LS191, SN74191, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 – DECEMBER 1972 – REVISED MARCH 1988



Pin numbers shown are for D, J, and N packages.



# SN54190, SN54LS190, SN74190, SN74LS190 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 – DECEMBER 1972 – REVISED MARCH 1988

#### '190, 'LS190 DECADE COUNTERS

#### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven.
- 2. Count up to eight, nine (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), nine, eight, and seven.





# SN54191, SN54LS191, SN74191, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 – DECEMBER 1972 – REVISED MARCH 1988

# '191, 'LS191 BINARY COUNTERS

#### pical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.





# SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 – DECEMBER 1972 – REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)
Input voltage: SN54', SN74' Circuits
SN54LS', SN74LS' Circuits
Operating free-air temperature range: SN54', SN54LS' Circuits
SN74', SN74LS' Circuits
Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

·····			SN54190, SN54191			SN74190, SN74191			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage				5.5	4.75	5	5.25	V
ЮН	High-level output current				0.8			- 0.8	mA
IOL	Low-level output current				16			16	mA
fclock	Input clock frequency				20	0		20	MHz
tw(clock)	Width of clock input pulse		25			25			ns
tw(load)	Width of load input pulse		35			35			ns
+	Setup time	Data, high or low (See Figure 1 and 2)	20			20			ns
t _{su}		Load inactive state	20			20			
thold	Data hold time		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		SN54190, SN54191			SN74190, SN74191			
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
$v_{1H}$	High-level input voltage	V _{CC} = MIN		2			2			V,
VIL	Low-level input voltage	V _{CC} = MIN				0.8		-	0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN,$	l ₁ = −12 mA			-1.5			-1.5	V
Vон	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = - 0.8 mA	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	$V_{CC} = MIN$ $V_{LL} = 2V$			0.2	0.4		0.2	0.4	v
ų	High-level input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1			1	mA
IIН	High-level input current at any input except enable				-	40			40	μΑ
Чн	High-level input current at enable input	V _{CC} = MAX, V _I = 2.4 V			120			120	μΑ	
١٢٢	Low-level input current at any input except enable					-1.6			-1.6	mA
۱ _{۱۲}	Low-level input current at enable input	V _{CC} = MAX,	v   - 0.4 v		-	-4.8			-4.8	mA
los	Short-circuit output current§	V _{CC} = MAX		-20		-65	-18		-65	mA
ICC	Supply current	V _{CC} = MAX,	See Note 2		65	99		65	105	mA

[†]For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions.

[‡]All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\$ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

ISTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54190, SN54191, SN74190, SN74191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

#### SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


# switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

Dependent	FROM	то						
PARAMETER [†]	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
f _{max}				20	25		MHz	
^t PLH	Load	$Q_A, Q_B, Q_C, Q_D$			22	33	ns	
^t PHL					33	50	115	
^t PLH	Data A, B, C, D	Q _A , Q _B , Q _C , Q _D	1		14	22	22 ns	
tPHL		α _A , α _B , α _C , α _D			35	50	115	
^t PLH	CLK		C _L = 15 pF, R _L = 400 Ω,		13	20	ns	
^t PHL			See Figures 1 and 3 thru 7		16	24		
^t PLH	CLK	$Q_A, Q_B, Q_C, Q_D$ Max/Min RCO			16	24	ns	
^t PHL					24	36		
^t PLH	CLK J/Ū				28	42	ns	
^t PHL					37	52	115	
^t PLH					30	45	ns	
^t PHL					30	45		
^t PLH	D/Ū	Max/Min			21	33		
^t PHL	0,0					22	33	ns

 $f_{max} \equiv$  maximum clock frequency tpLH  $\equiv$  propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output

#### schematics of inputs and outputs





## SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

### recommended operating conditions

			SN54LS190 SN54LS191			SN74LS190 SN74LS191		
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
юн	High-level output current			- 0.4			- 0.4	mA
IOL	Low-level output current			4			8	mA
fclock	Clock frequency	0		20	0		20	MHz
tw(clock)	Width of clock input pulse	25			25			ns
tw(load)	Width of load input pulse	35			35			ns
t _{su}	Data setup time (See Figures 1 and 2)	20			20			ns
t _{su}	Load inactive state setup time	30			30			ns
t _h	Data hold time	5			5			ns
t _h	Enable hold time	0			0			ns
t _{enable}	Count enable time (see Note 3)	40			40			ns
ТА	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TES	SN54LS190 SN54LS191			SN74LS190 SN74LS191			UNIT		
				MIN	TYP‡	MAX	MIN	TYP‡	MAX			
VIH	High-level input voltage	je				2			2			V
VIL	Low-level input voltag	е	-					0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	l ₁ = −18 mA				-1.5			-1.5	V
VOH	High-level output volta	age	V _{CC} = MIN, VIL = VIL max,	V _{IH} = 2 V, I _{OH} =400 μA		2.5	3.4		2.7	3.4		v
VOI Low-level output voltage		V _{CC} = MIN,	V _{1H} = 2 V,	1 _{0L} = 4 mA		0.25	0.4		0.25	0.4	v	
•UL			VIL = VIL max		I _{OL} = 8 mA					0.35	0.5	v
	High-level input	Enable						0.3			0.3	-
II.	current at maximum input voltage	Others	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
	High-level	Enable						60			60	
ιH	input current	Others	$V_{CC} = MAX,$	$V_{CC} = MAX,  V_I = 2.7 V$				20			20	μA
1	Low-level	Enable						-1.2	-		-1.2	
ЧL	input current	Others	V _{CC} = MAX, V _I = 0.4 V					-0.4			-0.4	mA
IOS	Short-circuit output c	urrent§	V _{CC} = MAX,			-20		-100	-20		-100	mA
ICC	Supply current		V _{CC} = MAX,	See Note 2			20	35		20	35	mA

[†]For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions for the applicable device type.

[‡]All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

 $\S$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 2. ICC is measured with all inputs grounded and all outputs open.

3. Minimum count enable time is the interval immediately preceeding the rising edge of the clock pulse during which interval the count enable input must be low to ensure counting.



# SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER	FROM	то		'LS			
FARAIVIE I ER '	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
fmax				20	25		MHa
^t PLH	Load	0 _A , 0 _B , 0 _C , 0 _D			22	33	
^t PHL	LUad	UA, UB, UC, UD			33	50	ns
^t PLH	Data A, B, C, D	0 _A , 0 _B , 0 _C , 0 _D			20	32	
^t PHL		α <u>Α</u> , α <u>Β</u> , α <u>C</u> , α <u>D</u>			27	40	ns
^t PLH	CLK	RCO	$C_{L} = 15  \text{pF}, R_{L} = 2  \text{k}\Omega,$		13	20	
^t PHL		RCU	See Figures 1 and 3 thru 7		16	24	ns
^t PLH	CLK	0. 0- 0- 0-			16	24	1
^t PHL		$Q_A, Q_B, Q_C, Q_D$			24	36	ns
^t PLH		Max/Min			28	42	
^t PHL	CLK	Wax/With			37	52	ns
^t PLH	D/Ū				30	45	
^t PHL	0/0	RCO			30	45	- ns
^t PLH		Max/Min	1		21	33	
^t PHL	0/0	WidX/WBO			22	33	ns
tPLH		7777			21	33	
^t PHL	CTEN	RCO			22	33	- ns

[†] f_{max} ≡ maximum clock frequency tPLH ≡ propagation delay time, low-to-high-level output tPHL ≡ propagation delay time, high-to-low-level output

### schematics of inputs and outputs








## SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 – DECEMBER 1972 – REVISED MARCH 1988



See waveform sequences in figures 4 through 7 for propagation times from a specific input to a specific output. For simplication, pulse rise times, reference levels, etc., have not been shown in figures 4 through 7.

#### FIGURE 3-GENERAL VOLTAGE WAVEFORMS FOR PROPAGATION TIMES


NOTES: A.  ${\rm C}_{L}$  includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
  - C. The input pulses are supplied by generators having the following characteristics:  $Z_{out}$  = 50  $\Omega$ , duty cycle  $\leq$  50%, PRR  $\leq$  1 MHz.
  - D. Vref = 1.5 V for '190 and '191; 1.3 V for 'LS190 and 'LS191.



### SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988



PARAMETER MEASUREMENT INFORMATION (continued)

NOTE F: All data inputs are low.

FIGURE 5-ENABLE TO RIPPLE CLOCK, CLOCK TO RIPPLE CLOCK, DOWN/UP TO RIPPLE CLOCK, AND DOWN/UP TO MAX/MIN




## SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

ŝ

### PARAMETER MEASUREMENT INFORMATION (continued)

switching characteristics (continued)



NOTE J: Data inputs B and C are shown by the dashed line for the '190 and 'LS190 and the solid line for the '191 and 'LS191: Data input D is shown by the solid line for both devices.

FIGURE 7-CLOCK TO MAX/MIN



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated




## QUAD D FLIP-FLOP

The LSTTL/MSI SN54/74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

The LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- Edge-Triggered D-Type Inputs
- Buffered-Positive Edge-Triggered Clock
- Clock to Output Delays of 30 ns
- Asynchronous Common Reset
- True and Complement Output
- Input Clamp Diodes Limit High Speed Termination Effects



### CONNECTION DIAGRAM DIP (TOP VIEW)

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


PIN NAME	S	LOADING (Note a)			
		HIGH	LOW		
D ₀ -D ₃	Data Inputs	0.5 U.L.	0.25 U.L.		
<u>CP</u>	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.		
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.		
<u>Q</u> 0-Q3	True Outputs (Note b)	10 U.L.	5 (2.5) U.L.		
$Q_0 - Q_3$	Complemented Outputs (Note b)	10 U.L.	5 (2.5) U.L.		

NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.






QUAD D FLIP-FLOP

LOW POWER SCHOTTKY

SN54/74LS175





#### **N SUFFIX** PLASTIC CASE 648-08




#### **D SUFFIX** SOIC CASE 751B-03

### **ORDERING INFORMATION**

SN54LSXXXJ SN74LSXXXN SN74LSXXXD

Ceramic Plastic SOIC



### FUNCTIONAL DESCRIPTION

The LS175 consists of four edge-triggered D flip-flops with individual D inputs and Q and Q outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW to HIGH Clock (CP) transition, causing individual Q and Q outputs to follow. A

LOW input <u>on</u> the Master Reset ( $\overline{MR}$ ) will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs.

The LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

### TRUTH TABLE

Inputs (t = n, MR = H)	Outputs (t = n+1) Note 1				
D	Q	Q			
L	L	Н			
н	Н	L			

Note 1: t = n + 1 indicates conditions after next clock.

### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Мах	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
т _А	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54, 74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
	54				0.7	v	Guaranteed Input	t LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	v	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Varia	54		2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$		
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Truth T	āble	
Max	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}	
VOL		74		0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table	
I					20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V	
lΉ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V	
Ι _{ΙL}	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
IOS	Short Circuit Current (Note 1)		-20		-100	mA	V _{CC} = MAX		
ICC	Power Supply Current				18	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

## SN54/74LS175


### AC CHARACTERISTICS ( $T_A = 25^{\circ}C$ )

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Input Clock Frequency	30	40		MHz	
^t PLH ^t PHL	Propagation Delay, MR to Output		20 20	30 30	ns	V _{CC} = 5.0 V C _L = 15 pF
^t PLH ^t PHL	Propagation Delay, Clock to Output		13 16	25 25	ns	L '

### AC SETUP REQUIREMENTS (T_A = 25°C)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tW	Clock or MR Pulse Width	20			ns	
t _S	Data Setup Time	20			ns	
t _h	Data Hold Time	5.0			ns	V _{CC} = 5.0 V
t _{rec}	Recovery Time	25			ns	

AC WAVEFORMS




*The shaded areas indicate when the input is permitted to change for predictable output performance.

### Figure 1. Clock to Output Delays, Clock Pulse Width, Frequency, Setup and Hold Times Data to Clock

### **DEFINITIONS OF TERMS**

SETUP TIME ( $t_S$ ) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recog-



### Figure 2. Master Reset to Output Delay, Master Reset Pulse Width, and Master Reset Recovery Time

nition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

### SDLS076

- Synchronous Parallel Load
- Positive-Edge-Triggered Clocking
- Parallel Inputs and Outputs from Each Flip-Flop
- **Direct Overriding Clear**
- J and K Inputs to First Stage
- Complementary Outputs from Last Stage
- For Use in High Performance: Accumulators/Processors Serial-to-Parallel, Parallel-to-Serial Converters

### description

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load (SH/LD) control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The register has two modes of operation:

#### Parallel (broadside) load Shift (in the direction QA toward QD)

Parallel loading is accomplished by applying the four bits of data and taking SH/LD low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when SH/LD is high. Serial data for this mode is entered at the J- $\overline{K}$ inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the function table.

The high-performance '\$195, with a 105-megahertz typical maximum shift-frequency, is particularly attractive for very-high-speed data processing systems. In most cases existing systems can be upgraded merely by using this Schottky-clamped shift register.

#### FUNCTION TABLE

	_		0	UTPU	TS								
CLEAR	SHIFT/		SEF	IAL	P/	ARA	ALLE	EL		~			
LLEAN	LOAD	CLOCK	L	ĸ	A	B	С	D.	QA	Q _B	QC	QO	α _D
	X	×	×	x	X	x	х	X	L		L	Ľ	н
н	L	t	x	x	a	ь	c	d .	а	b	с	d	d
н	н	L	x	x	x	х	х	x	QA0	0 ₈₀	aco	a _{D0}	ā _{D0}
н	н	T I	L	н	х	х	х	x	QAD	$\mathbf{a}_{A0}$	$\mathbf{Q}_{\mathbf{B}\mathbf{D}}$	$\boldsymbol{\alpha}_{Cn}$	α _{Cn}
н	н		L	L	х	х	х	х	L	$\mathbf{Q}_{An}$	Q _{Bn}	O _{Cn}	ã _{Cn}
н	н	T	н	н	х	х	х	X	н	QAn	QBn	QCn	ā _{Cn}
н	н	1	н	L	x	х	х	х	ā _{An}	Q _{An}	0 _{Bn}	Q _{Cn}	ā _{Cn}


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


### SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 **4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

MARCH 1974-REVISED MARCH 1988

SN54195, SN54LS195A, SN54S195 . . . J OR W PACKAGE SN74195 .... N PACKAGE \$N74LS195A, SN74S195 ... D OR N PACKAGE (TOP VIEW)

#### SN54LS195, SN54S195 ... FK PACKAGE (TOP VIEW)





TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
ʻ195	39 MHz	195 mW
'LS195A	39 MHz	70 mW
'S195	105 MHz	350 mW

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)


t = transition from low to high level

- a, b, c, d = the level of steady-state input at A, B,C, or D, respectively
- $Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0}$  = the level of  $Q_A, Q_B, Q_C$ . or Q_D, respectively, before the indicated steadystate input conditions were established

 $a_{An}, a_{Bn}, a_{Cn} =$  the level of  $a_A, a_B,$  or  $a_C,$ respectively, before the mostrecent transition of the clock




### SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS







### SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS



logic symbols[†]










### SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS













### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)				 :	 7 V
Input voltage	,	• • •	. <b>.</b>	 	 5.5 V
Operating free-air temperature range:	SN54195			 	 –55°C to 125°C
	SN74195			 	 . 0°C to 70°C
Storage temperature range				 	 –65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

			SN5419	5		SN7419	5	
		MIN	NOM	MAX	MIN	NOM	MAX	דואט
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		1		-800			-800	μA
Low-level output current, IOL		1		16	·····		16	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock input pulse, tw(clock)	······································	16			16			пs
Width of clear input pulse, tw(clear)		12			12			ns
	Shift/load	25			25			
Setup time, t _{su} (see Figure 1)	Serial and parallel data	20			20			ns
	Clear inactive-state	25			25			
Shift/load release time, trelease (see Figure 1)				10			10	n\$
Serial and parallel data hold time, th (see Figure 1)		0			0			ns
Operating free-air temperature, TA		55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage		2			V V
VIL	Low-level input voltage		-		0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA	1		-1.5	V
∨он	High-level Output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 μA	2.4	3.4		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4	v
4	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V			1	mΑ
Чн	High-level input current	V _{CC} = MAX, V ₁ = 2.4 V			40	μA
11	Low-level input current	V _{CC} = MAX, V ₁ = 0.4 V	1		-1.6	mA
100	Short-circuit output current §	SN5419	-20		-67	_
los		VCC = MAX SN 7419	- 18		-57	mA
1CC	Supply current	VCC = MAX, See Note 2		39	63	mA

 †  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

[‡]All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

----

8 Not more than one output should be shorted at a time,

NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J, K, and data inputs. I_{CC} is measured by applying a momentary ground, followed by 4.5 V, to clear and then applying a momentary ground, followed by 4.5 V, to clock.

### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax Maximum clock frequency	$C_1 = 15 \rho F_1$	30	39		MHz
tPHL Propagation delay time, high-to-low-level output from clear	=		19	30	лş
tPLH Propagation delay time, low-to-high-level output from clock	R_ = 400 S2,	<u> </u>	14	22	ns
tPHL Propagation delay time, high-to-low-level output from clock	See Figure 1		17	26	ns



### SN54LS195A, SN74LS195A **4-BIT PARALLEL ACCESS SHIFT REGISTERS**

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .														7 V
Input voltage														
Operating free-air temperature range:	SN54LS195A										-5	5°(	C to	1 <b>25°C</b>
	SN74L\$195A					,						0'	°Ct	o 70°C
Storage temperature range											-6	5°(	C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		SI	154LS1	95A	S	174LS1	95A	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5,5	4.75	5	5.25	
High-level output current, IOH				-400		_	-400	μA
Low-level output current, IOL		1		4	1		8	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock or clear pulse, tw(clock)		16			16			ns
Width of clear input pulse, tw(clear)		12			12			ns
	Shift/load	25			25			
Setup time, t _{su} (see Figure 1)	Serial and parallel data	15			15			ns
	Clear inactive-state	25			25			
Shift/load release time, trelease (see Figure 1)				10			20	⊓s
Serial and parallel data hold time, th (see Figure 1)		0			0			ns
Operating free-air temperature, TA		-65		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN	54LS19	5A	SN	74LS19	5A	
	PARAMETER	(E)		7169 .	MIN	TYP [‡]	MAX	MIN	ŦΥΡ‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
Vik	Input clamp voltage	Vcc = MIN,	lı = –18 mA				-1.5			-1.5	V
∨он	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	VIH = 2 V, I _{OH} = -400	μA	2.5	3.4		2.7	3.4		Υ.
		VCC = MIN,	VIH = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	VIL = VIL max		IOL = 8 mA					0.35	0.5	v
4	Input current at maximum input voltage	V _{CC} = MAX,	V1 = 7 V	• •			0.1			0.1	mA
411	High-level input current	VCC = MAX.	VI = 2.7 V		1		20			20	μA
46	Low-level input current	V _{CC} = MAX,	Vj = 0.4 V				-0.4			-0.4	mА
los	Short-circuit output current§	V _{CC} = MAX			-20		-100	-20		-100	mА
lcc	Supply current	V _{CC} = MAX,	See Note 2			14	21		14	21	mА

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
 ² All typical values are at V_{CC} - 5 V, T_A = 25 C.
 ³ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second,
 NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J. K, and data inputs, i_{CC} is measured by applying a momentary ground, followed by 4.5 V, to clock.

### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax. Maximum clack frequency		30	39		MHZ
tPHL Propagation delay time, high-to-low-level output from clear	$R_{\rm I} = 2  k\Omega,$		19	30	ns
tPLH Propagation delay time, low-to-high-level output from clock	See Figure 1		14	22	ns
tPHL Propagation delay time, high-to-low-level output from clock	Que rigure r		17	26	ns



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)											7V
Input voltage											
Operating free-air temperature range:	SN54S195			-						,	–55°C to 125°C
											0°C to 70°C '
Storage temperature range		 -	, .			 -			-		~65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		S S	SN54S19	95	S	N74S19	95	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		T		1	[		-1	mA
Low-level output current, IOL				20			20	mA
Clock frequency, fclock		0	_	70	0		70	MHz
Width of clock input pulse, tw(clock)		7			7			ns
Width of clear input pulse, tw(clear)		12			12			ns
	Shift/load	11			11			
Setup time, t _{su} (see Figure 1)	Serial and parallel data	5			5			ns
	Clear inactive-state	9			9			
Shift/load release time, trelease (see Figure 1)	<u>, , , , , , , , , , , , , , , , , , , </u>			2	[		6	ns
Serial and perallel data hold time, th (see Figure 1)		3			3			ns
Operating free-air temperature, TA		55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIO	NST	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
ViK	Input clamp voltage	V _{CC} = MIN,	I _I =18 mA				-1.2	V
		V _{CC} = MIN,	VIH = 2 V,	SN54S195	2.5	3.4		l v
⊻он	High-level output voltage	V _{IL} = 0.8 V,	lон = –1 mA	SN74S195	2.7	3.4		l v
		V _{CC} = MIN,	V _{IH} ≠ 2 V,				0.5	- v
VOL	Low-level output voltage	VIL = 0.8 V,	1 _{0L} = 20 mA				0.5	ľ
۱ _۱	Input current at maximum input voltage	V _{CC} - MAX,	V ₁ = 5.5 V				t	mA
Чн	High-level input current	VCC = MAX,	V ₁ = 2.7 V				50	μA
<u>۱</u> ۲	Low-level input current	V _{CC} = MAX,	V _I = 0.5 V				-2	mΑ
los	Short-circuit output current §	V _{CC} = MAX		······································	-40		-100	mА
			See Nets 7	SN54S195		70	99	-
icc	Supply current	V _{CC} = MAX,	See Note 2	SN74S195		70	109	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25²C.

.....

\$Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J,  $\overline{K}$ , and data inputs, I_{CC} is measured by applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.6 V, to clock.


### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax Maximum clock frequency	C ₁ = 15 pF,	70	105		MHz
tpHL Propagation delay time, high-to-low-level output from clear	$R_{\rm I} = 280 \ \Omega_{\rm c}$		12.5	18.5	ns
tPLH Propagation delay time, low-to-high-level output from clock	See Figure 1		8	12	ns
tpHL Propagation delay time, high-to-low-level output from clock			11	16.5	N\$




### SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 **4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

### PARAMETER MEASUREMENT INFORMATION



LOAD FOR OUTPUT UNDER TEST



NOTES: A. The clock pulse generator has the following characteristics:  $Z_{out} \approx 50 \ \Omega$  and PRR  $\leq 1$  MHz. For '195,  $t_f \leq 7$  ns and  $t_f \leq 7$  ns. For 'LS195A,  $t_f \leq 15$  ns and  $t_f \leq 6$  ns. For 'S195,  $t_f = 2.5$  ns and  $t_f = 2.5$  ns. When testing  $f_{max}$ , vary the clock PRR.

- B. Ci includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.
- D. A clear pulse is applied prior to each test.
- E. For '195 and 'S195,  $V_{ref} = 1.5 V$ ; for 'LS195A,  $V_{ref} = 1.3 V$ . F. Propagation delay times (tpLH and tpHL) are measured at t_{n+1}. Proper shifting of data is verified at t_{n+4} with a functional test.
- G. J and K inputs are tested the same as data A, B, C, and D inputs except that shift/load input remains high.
- H.  $t_n$  = bit time before clocking transition.
  - $t_{n+1}$  = bit time after one clocking transition.  $t_{n+4}$  = bit time after four clocking transitions.

FIGURE 1-SWITCHING TIMES



### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

### The SN54165 and SN74165 devices are obsolete and are no longer supplied.

- **Complementary Outputs**
- **Direct Overriding Load (Data) Inputs**
- **Gated Clock Inputs**
- Parallel-to-Serial Data Conversion

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'165	26 MHz	210 mW
'LS165A	35 MHz	90 mW


### description

The '165 and 'LS165A are 8-bit serial shift registers that shift the data in the direction of QA toward Q_H when clocked. Parallel-in access to each stage is made available by eight individual, direct data inputs that are enabled by a low level at the shift/load (SH/LD) input. These registers also feature gated clock (CLK) inputs and complementary outputs from the eighth bit. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

Clocking is accomplished through a two-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with SH/LD high enables the other clock input. Clock inhibit (CLK INH) should be changed to the high level only while CLK is high. Parallel loading is inhibited as long as SH/LD is high. Data at the parallel inputs are loaded directly into the register while SH/LD is low, independently of the levels of CLK, CLK INH, or serial (SER) inputs.

### SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002



NC - No internal connection

ð ž



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested less otherwise noted. On all other products. production processing does not necessarily include testing of all part

### SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

## The SN54165 and SN74165 devices are obsolete and are no longer supplied.

TA	PAC	KAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING				
	PDIP – N	Tube	SN74LS165AN	SN74LS165AN				
0°C to 70°C	SOIC – D	Tube	SN74LS165AD	LS165A				
	3010 - 0	Tape and reel	SN74LS165ADR	L3103A				
	SOP – NS	Tape and reel	SN74LS165ANSR	74LS165A				
	CDIP – J	Tube	SN54LS165AJ	SN54LS165AJ				
–55°C to 125°C	CDIP – J	Tube	SNJ54LS165AJ	SNJ54LS165AJ				
-55°C to 125°C	CFP – W	Tube	SNJ54LS165AW	SNJ54LS165AW				
	LCCC – FK	Tube	SNJ54LS165AFK	SNJ54LS165AFK				

### **ORDERING INFORMATION**

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

			TONC				
		INPUTS INTERNAL OUTPUTS					OUTPUT
SH/LD	CLK INH	CLK	SER	PARALLEL A H	<u>Q</u> A	$\overline{Q}_{B}$	QH
L	Х	Х	Х	ah	а	b	h
Н	L	L	Х	Х	Q _{A0}	$Q_{B0}$	Q _{H0}
Н	L	$\uparrow$	Н	х	н	Q _{An}	Q _{Gn}
Н	L	$\uparrow$	L	Х	L	Q _{An}	Q _{Gn}
н	Н	Х	Х	Х	QAO	QBO	Q _{H0}

### FUNCTION TABLE




## The SN54165 and SN74165 devices are obsolete and are no longer supplied.


### SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

### schematics of inputs and outputs











SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

### logic diagram (positive logic)



Pin numbers shown are for D, J, N, NS, and W packages.







SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
	5.5 V
SN54LS165A, SN74LS165A	
Interemitter voltage (see Note 2)	5.5 V
Package thermal impedance $\theta_{JA}$ (see Note 3): D	package
N	package 67°C/W
	S package 64°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. This rating applies for the '165 to the SH/LD input in conjunction with the CLK INH input.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions

			SN54165		SN74165			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output current			-800			-800	μA
IOL	Low-level output current			16			16	mA
fclock	Clock frequency	0		20	0		20	MHz
^t w(clock)	Width of clock input pulse	25			25			ns
^t w(load)	Width of load input pulse	15			15			ns
t _{su}	Clock-enable setup time (see Figure 1)	30			30			ns
t _{su}	Parallel input setup time (see Figure 1)	10			10			ns
t _{su}	Serial input setup time (see Figure 1)	20			20			ns
t _{su}	Shift setup time (see Figure 1)	45			45			ns
t _h	Hold time at any input	0			0			ns
TA	Operating free-air temperature	-55		125	0		70	°C



SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			t		SN54165	5		SN74165	5			
	PARAMETER		TEST CC	TEST CONDITIONS [†]		түр‡	MAX	MIN	түр‡	MAX	UNIT	
VIH	High-level input voltage				2			2			V	
VIL	Low-level input voltage						0.8			0.8	V	
VIK	Input clamp voltage		$V_{CC} = MIN,$	lj = -12 mA			-1.5			-1.5	V	
VOH	High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		V	
VOL	Low-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V	
Ц	Input current at maximun	n input voltage	V _{CC} = MAX,	VI = 5.5 V			1			1	mA	
I	Lligh lovel input ourrest	SH/LD					80			80	۵	
lΗ	High-level input current	Other inputs	$V_{CC} = MAX,$	v] = 2.4 v			40			40	μA	
L.,		SH/LD		V. 0.4.V.			-3.2			-3.2		
IL Low-level input c	Low-level input current	Other inputs	$v_{CC} = MAX,$	AX, V _I = 0.4 V			-1.6			-1.6	mA	
los	Short-circuit output curre	nt§	V _{CC} = MAX		-20		-55	-18		-55	mA	
ICC	Supply current		V _{CC} = MAX,	See Note 4		42	63		42	63	mA	

NOTE 4: With the outputs open, CLK INH and CLK at 4.5 V, and a clock pulse applied to SH/LD, I_{CC} is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

[†] For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

[‡] All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§ Not more than one output should be shorted at a time.

### SN54165 and SN74165 switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see Figure 1)

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
fmax				20	26		MHz
^t PLH	LD	Any	$C_{1} = 15 \text{ pE } P_{1} = 400 \text{ O}$		21	31	ns
^t PHL	LD	Any $C_{L} = 15 \text{ pF}, R_{L} = 400 \Omega$ 27	27	40	115		
^t PLH	CLK	Any	C _L = 15 pF, R _L = 400 Ω		16	24	ns
^t PHL	OLK	Ally	$C_{L} = 15  \text{pr},  \text{K}_{L} = 400  \text{s}_{2}$		21	31	115
^t PLH	н	0	$C_{1} = 15 \text{ pc} = R_{1} = 400 \text{ O}$		11	17	ns
^t PHL		$Q_{H}$ $C_{L} = 15 \text{ pF}, R_{L} = 400 \Omega$ 24		24	36	115	
^t PLH	н	<u>.</u>	$C_{1} = 15 \text{ pE } P_{1} = 400 \text{ O}$		18	27	
^t PHL		$\overline{Q}_{H}$ $C_{L} = 15 \text{ pF}, R_{L} = 400 \Omega$			18	27	ns

fmax = maximum clock frequency, tpLH = propagation delay time, low-to-high-level output, tpHL = propagation delay time, high-to-low-level output



## The SN54165 and SN74165 devices are obsolete and are no longer supplied.

## SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

### recommended operating conditions

			SN	54LS16	5A	SN	74LS165	5A	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				-0.4			-0.4	mA
IOL	Low-level output current				4			8	mA
^f clock	Clock frequency		0		25	0		25	MHz
+	Width of clock input pulse (see Figure 2)	Clock high	15			15			ns
^t w(clock)		Clock low	25			25			
<b>+</b> a = 5	Width of load input pulse	Clock high	25			25			20
^t w(load)	width of load input pulse	Clock low	17			17			ns
t _{su}	Clock-enable setup time (see Figure 2)		30			30			ns
t _{su}	Parallel input setup time (see Figure 2)		10			10			ns
t _{su}	Serial input setup time (see Figure 2)		20			20			ns
t _{su}	Shift setup time (see Figure 2)		45			45			ns
^t h	Hold time at any input		0			0			ns
Т _А	Operating free-air temperature		-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS [†]			SN54LS165A			SN	74LS16	5A		
PARAMETER	TEST CONDITIONS!					TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = MIN,$	lj = -18 mA					-1.5			-1.5	V
VOH	$V_{CC} = MIN,$	V _{IH} = 2 V,	V _{IL} = MAX,	I _{OH} = -0.4 mA	2.5	3.5		2.7	3.5		V
Ve		$\lambda = 2 \lambda$	V – MAX	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	$V_{CC} = MIN,$	VIH = 2 ∨,		I _{OL} = 8 mA					0.35	0.5	v
Ц	$V_{CC} = MAX,$	Vj = 7 V					0.1			0.1	mA
Чн	$V_{CC} = MAX,$	Vj = 2.7 V					20			20	μA
١ _{IL}	$V_{CC} = MAX,$	VI = 0.4 V					-0.4			-0.4	mA
IOS§	$V_{CC} = MAX$				-20		-100	-20		-100	mA
ICC	V _{CC} = MAX,	See Note 4				18	30		18	30	mA

NOTE 4. With the outputs open, CLK INH and CLK at 4.5 V, and a clock pulse applied to SH/LD, I_{CC} is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

[†] For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

[‡] All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.



## The SN54165 and SN74165 devices are obsolete and are no longer supplied.

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

## SN54LS165A and SN74LS165A switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C (see Figure 2)

PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
fmax				25	35		MHz
^t PLH	LD	Any	$P_{1} = 2kO_{1}C_{2} = 15 pE$		21	35	ns
^t PHL	LD	Any $R_L = 2 k\Omega$ , $C_L = 15 pF$ 26	26	35	115		
^t PLH	CLK	Any	$R_{1} = 2 k\Omega, C_{1} = 15 pF$		14	25	ns
^t PHL	OLK	Any			16	25	115
^t PLH	н	0	$P_{\rm b} = 2 k \Omega C_{\rm b} = 15  \mathrm{pE}$		13	25	50
^t PHL	11	Q _H	$R_L = 2 k\Omega$ , $C_L = 15 pF$		24	30	ns
^t PLH	н	$\overline{Q}_{H}$			19	30	
^t PHL	н	QH	$R_L = 2 k\Omega$ , $C_L = 15 pF$		17	25	ns


† fmax = maximum clock frequency, tPLH = propagation delay time, low-to-high-level output, tPHL = propagation delay time, high-to-low-level output



## The SN54165 and SN74165 devices are obsolete and are no longer supplied.

### SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002



- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
- E. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z_O  $\approx$  50  $\Omega$ ; t_r and t_f  $\leq$  7 ns for Series 54/74 devices and t_r and t_f  $\leq$  2.5 ns for Series 54S/74S devices.
- F. The outputs are measured one at a time with one input transition per measurement.


### Figure 1. Load Circuits and Voltage Waveforms



### The SN54165 and SN74165 devices are obsolete and are no longer supplied.

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002





- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL. E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
- F. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z_O  $\approx$  50  $\Omega$ , t_r  $\leq$  1.5 ns, t_f  $\leq$  2.6 ns.
- The outputs are measured one at a time with one input transition per measurement. G.

### Figure 2. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated


- Permit Multiplexing from n Lines to One Line
- Perform Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N Lines to n Lines)
- Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


### description

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate strobe ( $\overline{G}$ ) inputs are provided for each of the two 4-line sections.


The SN54HC153 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74HC153 is characterized for operation from  $-40^{\circ}$ C to 85°C.

SCLS112B - DECEMBER 1982 - REVISED MAY 1997





SN54HC153 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

			INPUTS	;				
S	ELECT [†]		DA	TA		G		
В	Α	C0	C1	C2	C3	G	•	
X	Х	Х	Х	Х	Х	н	L	
L	L	L	Х	Х	Х	L	L	
L	L	н	Х	Х	Х	L	н	
L	Н	Х	L	х	Х	L	L	
L	Н	Х	Н	х	Х	L	н	
н	L	Х	Х	L	Х	L	L	
н	L	Х	Х	н	Х	L	н	
н	Н	Х	Х	Х	L	L	L	
н	н	Х	Х	х	Н	L	н	

### FUNCTION TABLE

[†] Select inputs A and B are common to both sections.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCLS112B - DECEMBER 1982 - REVISED MAY 1997

### logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, PW, and W packages.



SCLS112B - DECEMBER 1982 - REVISED MAY 1997

### logic diagram (positive logic)



Pin numbers shown are for the D, J, N, PW, and W packages.



### SCLS112B - DECEMBER 1982 - REVISED MAY 1997

### absolute maximum ratings over operating free-air temperature range[†]

	e Note 1) c) (see Note 1) D package N package	±20 mA ±20 mA ±35 mA ±70 mA 113°C/W 78°C/W
Storage temperature range, T _{stg}	PW package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

### recommended operating conditions

			SI	N54HC15	53	SN74HC153		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		2	5	6	2	5	6	V
	High-level input voltage	$V_{CC} = 2 V$	1.5			1.5			V
VIH		V _{CC} = 4.5 V	3.15			3.15			
		ACC = 6 A	4.2			4.2			
	Low-level input voltage	V _{CC} = 2 V	0		0.5	0		0.5	V
VIL		$V_{CC} = 4.5 V$	0		1.35	0		1.35	
		ACC = 6 A	0		1.8	0		1.8	
VI	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
		$V_{CC} = 2 V$	0		1000	0		1000	ns
tt	Input transition (rise and fall) time	$V_{CC} = 4.5 V$	0		500	0		500	
		ACC = 6 A	0		400	0		400	
ТĄ	Operating free-air temperature		-55		125	-40		85	°C



SCLS112B - DECEMBER 1982 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		vcc	Т	A = 25°C	;	SN54HC153		SN74HC153		UNIT
PARAMETER				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
∨он	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V
		I _{OH} = -6 mA	4.5 V	3.98	4.3		3.7		3.84		
		I _{OH} = -7.8 mA	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
VOL			6 V		0.001	0.1		0.1		0.1	V
		I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
		I _{OL} = 7.8 mA	6 V		0.15	0.26		0.4		0.33	
lj	$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
ICC	$V_{I} = V_{CC} \text{ or } 0,$	I _O = 0	6 V			8		160		80	μA
Ci			2 V to 6 V		3	10		10		10	pF

## switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	Т	ן = 25°C	;	SN54H	IC153	SN74H	IC153	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
	A or B	Y	2 V		90	150		225		190			
			4.5 V		21	30		45		38			
			6 V		17	26		38		32			
	Data (Any C)	Y	2 V		73	126		189		158			
^t pd			Y	4.5 V		17	28		42		35	ns	
			6 V		14	23		35		29			
			2 V		38	95		150		125			
	G	Y	4.5 V		11	19		28		24			
				6 V		9	16		24		20		
		Y	2 V		20	60		90		75			
tt			Y	Y	4.5 V		8	12		18		15	ns
			6 V		6	10		15		13			



### SCLS112B - DECEMBER 1982 - REVISED MAY 1997


## switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	N	$T_A = 25$			SN54HC153		SN74HC153		UNIT
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		Y	2 V		105	235		355		295	
	A or B		4.5 V		27	47		71		59	
			6 V		21	41		60		51	ns
	Data (Any C)	Y	2 V		93	220		335		274	
^t pd			4.5 V		23	44		67		55	
			6 V		19	38		57		48	
			2 V		60	185		280		230	
	G	Y	4.5 V		17	37		56		46	
			6 V		14	32		48		40	
		Y	2 V		45	210		315		265	
tt			4.5 V		17	42		63		53	ns
			6 V		13	36		53		45	

### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance per multiplexer	No load	40	pF

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z_O = 50  $\Omega$ , t_f = 6 ns.
- C. The outputs are measured one at a time with one input transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated