

Example 1

Do the following operations on numbers A and B using binary arithmetic.

a) $A + B$ b) $A - B$

c) $A * B$ d) A / B

$A = 100110, B = 1101$

b.2

(+)

a)
$$\begin{array}{r} 11 \\ 100110 \\ + \quad 1101 \\ \hline 110011 \end{array} \rightarrow \begin{array}{r} 38_{(10)} \\ 13_{(10)} \\ \hline 51_{(10)} \end{array}$$

$1 + 2 + 16 + 32 = 51$

b)
$$\begin{array}{r} 10 \rightarrow 2 \\ \uparrow \\ 100110 \\ - \quad 11101 \\ \hline 011001 \end{array} \begin{array}{r} 38 \\ 13 \\ \hline 25 \end{array}$$

$1 + 8 + 16 = 25 \quad \checkmark$

c)
$$\begin{array}{r} 100110 \\ \times \quad 1101 \\ \hline 100110 \\ 100110 \\ \hline 11110110 \end{array}$$

$3 = 01$

d)
$$\begin{array}{r} 1 \\ \overline{100110} \overline{1101} \\ \underline{1101} \downarrow 10 \rightarrow 2 \\ 001100 \rightarrow 12 \end{array} \quad \{0, 1\}$$


$$\begin{array}{r} 38 \quad 13 \\ \underline{26} \quad 2 \\ 12 \end{array}$$

Example 2


Input signal x and output signal z are 8-bits wide. Design circuits to perform the following operations considering two alternatives: 1) using magnitude adders, 2) using basic adder blocks (FA and HA).

- a) $z = x + 73$ b) $z = 2 * x$ c) $z = 5 * x$

a)




2)



b)

1)



$$z = (x + x = 2x) \text{ mod } 256 \quad x2$$

Eg. $x = 1101 \rightarrow 2x = 11010$


2)

$$x = x_7 2^7 + x_6 2^6 + \dots + x_1 2 + x_0$$

$$2x = x_7 2^8 + x_6 2^7 + \dots + x_1 2^2 + x_0 2$$

$$\Downarrow$$

$$z = z_7 2^7 + \dots + z_2 2^2 + z_1 2 + z_0$$




c)

$$z = 5x = 4x + x = x + x + x + x + x$$


\downarrow
 2^2

$$\begin{array}{r}
 x_5 x_4 x_3 x_2 x_1 x_0 0 0 \\
 + x_7 x_6 x_5 x_4 x_3 x_2 x_1 x_0 \\
 \hline
 z_7 \dots z_3 z_2 z_1 z_0
 \end{array}$$

1)



2)



Example 3

Represent the following number in S-M, OC and TC notation with 8 bits.

a) 32, b) -13, c) 115, d) -140, e) 128, f) -128

-128	64	32	16	8	4	2	1
1	1	1	1	0	0	1	1

S-M

a) $32_{10} = 100000_2$

$32_{10} = 00100000_{SM}$

c) $115_{10} = 1110011_2$

$115_{10} = 01110011_{SM}$

e) $128_{10} = 10000000_2$

↓
Not possible.

b) $13_{10} = 1101_2$

$13_{10} = 10001101_{SM}$

d) $2^7 - 1 = 127 \rightarrow$ Not possible.

$140_{10} = 10001100_2$ (8 bits)

f) Not possible.

OC

a) 00100000_{OC}

↓
8 bits.

↑
1st bit sign.

c) 01110011_{OC}

e) $128_{10} = 10000000$

Not possible

b) $-13; 13_{10} = 00001101_{OC}$

$-13_{10} = 11110010_{OC}$

d) ~~1110011~~ ?
Not possible.

f) ~~1111111~~ ? -128
Not possible

TC

a) 00100000_{TC}

c) $115_{10} = 01110011_{TC}$

e) $128 = 10000000$
Not possible

f) $128 = 10000000_{TC}$
 $-128 = 10000000_{TC}$

b) $13_{10} = 00001101_{TC}$
 $-13_{10} = 11110011_{TC}$

d) $+140 = 10001100_{TC}$
 $-140 = 01101000_{TC}$
Not possible.

$TC_n(x) = OC_n(x) + 1$

Example 4

Obtain the minimum number of bits to represent the following number in S-M, OC and TC notation and represent them:

a) 32, b) -13, c) 115, d) -140, e) 128, f) -128

$$a) 32_{10} = 100000_2$$

$$S-M: 0100000$$

$$OC: 0100000$$

$$TC: 0100000$$

$$b) -13_{10} \Rightarrow 13_{10} = 1101$$

$$S-M: 11101$$

$$OC: 01101 \xrightarrow{OC} 10010_{OC}$$

$$TC: 01101 \xrightarrow{TC} 10011_{TC}$$

$$c) 115_{10} = 1110011_2$$

$$S-M: 01110011$$

$$OC: \rightarrow$$

$$TC: \rightarrow$$

$$d) -140_{10} \Rightarrow 140_{10} = 10001000_2$$

$$S-M: 110001000$$

$$OC: 010001000 \xrightarrow{OC} 101110111_{OC}$$

$$TC: \xrightarrow{TC} 10111000_{TC}$$

$$e) 128_{10} = 10000000_{10}$$

$$S-M: 010000000$$

$$OC: \rightarrow$$

$$TC: \rightarrow$$

$$f) -128_{10} \Rightarrow 128_{10} = 10000000_2$$

$$S-M: 110000000$$

$$OC: 010000000 \xrightarrow{OC} 101111111_{OC}$$

$$TC: \rightarrow$$

$$10000000_{TC}$$

$$13_{10} = 0001101 \begin{matrix} S-M \\ OC \\ TC \end{matrix}$$

$$-13 \xrightarrow{OC} \cancel{1}\cancel{1}10010$$

$$\xrightarrow{TC} \cancel{1}\cancel{1}10011$$

$$TC_8 \quad -2^7 \leq x \leq 2^7 - 1$$

$$\downarrow \quad \downarrow$$

$$\textcircled{-128} \quad +127$$

Example 5

Calculate the decimal value of the following words when interpreted in S-M, OC and TC representation with 8 bits.

a) 01001100, b) 11110000

a)

$$01001100 \begin{cases} \rightarrow \text{SM: } +(4+8+64) = +56 \\ \rightarrow \text{OC: } +56 \\ \rightarrow \text{TC: } +56 \end{cases}$$

b)

$$\underbrace{11110000}_{\text{TC}} \begin{cases} \rightarrow \text{SM: } -(16+32+64) = -112 \\ \rightarrow \text{OC: } -15 \\ \rightarrow \text{OC: } 00001111 = 15 \\ \rightarrow \text{TC: } -16 \\ \rightarrow \text{TC: } 00010000 \end{cases}$$

TC

-128	64	32	16	8	4	2	1
------	----	----	----	---	---	---	---

$$0 \quad 1 \quad 0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0 = 64 + 8 + 4 = \underline{\underline{56}}$$

$$1 \quad 1 \quad 1 \quad 1 \quad 0 \quad 0 \quad 0 \quad 0 = -128 + 64 + 32 + 16 = \underline{\underline{-16}}$$

Example 6

Represent the following number in TCR with 8 bits using a weights table:

a) 32, b) -13, c) 115, d) -140, e) 128, f) -128

	-128	64	32	16	8	4	2	1	
a) 32	0	0	1	0	0	0	0	0	→ 00100000
b) -13	1	1	1	1	0	0	1	1	→ 11110011
c) 115	0	1	1	1	0	0	1	1	→ 01110011
d) -140	1	<hr/>							→ Not possible.
e) 128	0	1	1	1	1	1	1	1	→ Not possible.
f) -128	1	0	0	0	0	0	0	0	→ 10000000
		64	96	112	120	124	126	127	

Example 7

Do the following operations in binary form with numbers in two's complement representation by first extending the TC representations to 8 bits. Check the results repeating the operations in decimal.

a) $011110 + 10100$, b) $01101111 + 0100000$, c) $11111010 + 100001$, d) $11111001 + 11001$

$$\begin{array}{r}
 \overset{1}{\downarrow} \\
 \begin{array}{r}
 00011110 \quad 30 \\
 11110100 \quad -12 \\
 \hline
 00010010 = 18
 \end{array}
 \end{array}$$

$$V = C_n \oplus C_{n-1} = 0$$

$$0 \dots 01100$$

$$\begin{array}{r}
 \overset{1}{\downarrow} \\
 \begin{array}{r}
 11111010 \quad -6 \\
 11100001 \quad -31 \\
 \hline
 11011011 = -37
 \end{array}
 \end{array}$$

$$0 \dots 0110 = 6$$

$$0 \dots 011111 = 31$$

$$00100101 = 37$$

$$-128 \quad 64 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1$$

$$\begin{array}{r}
 \overset{0}{\downarrow} \\
 \begin{array}{r}
 01101111 \quad 111 \\
 00100000 \quad 32 \\
 \hline
 10001111 \neq 143
 \end{array}
 \end{array}$$

$$-2^{8-1} = -128 \leq X \leq 127 = 2^{8-1} - 1$$

$$\begin{array}{r}
 \overset{1}{\downarrow} \\
 \begin{array}{r}
 11111001 \quad -7 \\
 11111001 \quad -7 \\
 \hline
 11110010 = -14
 \end{array}
 \end{array}$$



$$0 \dots 0111 = 7$$

$$0 \dots 01110 = 14$$


$$\times 2 \quad \overline{11110010} = -14$$

$$0 \dots 01110 = 14$$

Example 8
 Design an n bit ALU according to the operation table and figure below. Arithmetic operations use two's complement representation. The ALU has an overflow (v) output.
 a) Base the design in a magnitude adder with an overflow output.
 b) Write a Verilog description.



Typical stage




$i = 0, \dots, n-1$

Notation
 $a \rightarrow A$
 number \leftarrow word that represents the number

LU

s_0	z_l	z_l	z_{li}
0	NOT a	\overline{A}	$\overline{a_i}$
1	NOT b	\overline{B}	$\overline{b_i}$

$i = 0, \dots, n-1$




With MUX

s_0	$a_i b_i$	00	01	11	10
0	0	1	1	0	0
1	1	0	0	0	1

$z_{li} = \overline{a_i} s_0 + \overline{b_i} s_0$

With gates



AU


$z = 000 \dots 010$

s_0	z_a	x	y	C_{in}	y_i	y_i
0	$a+2$	A	$z \uparrow$	$0 \uparrow$	0	1
1	$a-b$	A	\overline{B}	1	$\overline{b_i}$	$\overline{b_i}$


$a + (-b)$

$b \rightarrow B$


$-b \rightarrow TC(B) = \overline{B} + 1$



MUX




particular



$C_{in} = s_0$

$s_0 \rightarrow C_{in}$




Example 9

Design an n bit ALU according to the operation table and figure below. Arithmetic operations use two's complement representation. The ALU has an overflow (v) output.

a) Base the design in a magnitude adder with an overflow output.

b) Write a Verilog description.

(NOTE: be careful when calculating the overflow)




s_1s_0	z
00	$a + 2b$
01	$a - 4$
10	NOT a
11	$a \text{ XOR } b$

1) Partitioning → arithmetic unit
 → logic unit

2) Logic unit

3) Arithmetic unit

1) $s_1=0 \Rightarrow$ arithmetic
 $s_1=1 \Rightarrow$ logic




2)

s_0	z_e	z_i
0	NOT a	\bar{a}_i
1	$a \text{ XOR } b$	$a_i \text{ XOR } b_i$

↑
typical stage


I) MUX x n



II) Logic gates

s_0	a_i, b_i	00	01	11	10
0		1	1	0	0
1		0	1	0	1

$$z_{li} = \bar{s}_0 \bar{a}_i + \bar{a}_i b_i + s_0 a_i \bar{b}_i$$



s_0	Z_a	Y	y_i	y_0	y_1	C_{in}
0	$a + 2b$	$2B$	b_{i-1}	0^*	b_0	\emptyset
1	$a - 4$	$TCR(-4)$	1	0^*	0^*	\emptyset


Notation

$a \leftrightarrow A$
value repres.

$X = A$

$a - 4 = a + (-4)$

4 bits. -3 1101 = 13



$y = 2b$

$Y = 2B$

$B = b_{n-1} b_{n-2} \dots b_1 b_0$

$Y = 2B = b_{n-1} b_{n-2} \dots b_0 \emptyset$

$y_{n-1} \dots y_1 y_0$

$Z_a = A + Y + C_{in}$


$a - 4 \rightarrow A + (-4)_{TC}$

$4 = 0 \dots 0100 \rightarrow TCR(-4) = 1 \dots 11100$

I) MUX

~~$A + (-5) + 1$~~
 Y C_{in}


Typ.



II) Logic gates


s_0	b_{i-1}	y_i
0	0	0
0	1	1
1	0	1
1	1	1

$y_i = b_{i-1} + s_0$









s_0	b_0	y_1
0	0	0
0	1	0
1	0	0
1	1	1

$y_1 = \bar{s}_0 b_0$



$B - 2B$



7P.