Example 1

Do the following operations on numbers A and B using binary arithmetic.

a) A + B b) A - B

c) A * B d) A / B

A = 100110, B = 1101

6.2

(+)

a) $100110 \rightarrow 38_{(10}$

$+\ 1101 \quad 13_{116}$

$110011 \quad 51_{110}$

$1+2+16+32=51$

b) $10 \rightarrow 2$

$100110 \quad 38$

$-\ 11101 \quad 13$

$011001 \quad 25$

$1+8+16=25$ ✓

c)

$\times\ 100110$

1101

100110

100110

$+\ 100110$

1111011110

$3=01$

d)

$100110 \mid 1101$

$11101 \quad 10 \rightarrow 2$

10

$001100 \rightarrow 12$

$\{0,1\}$

$38 \mid 13$

$26 \quad 2$

12

Example 2

Input signal x and output signal z are 8-bits wide. Design circuits to perform the following operations considering two alternatives: 1) using magnitude adders, 2) using basic adder blocks (FA and HA).

a) z = x + 73 b) z = 2 * x c) z = 5 * x

a)



2)



b)

1)



$z = (x + x = 2x) \bmod 256$

Eg. $x = 1101 \rightarrow 2x = 11010$

2)

$x = x_7 2^7 + x_6 2^6 + \dots + x_1 2 + x_0$

$2x = x_7 2^8 + x_6 2^7 + \dots + x_1 2^2 + x_0 \cdot 2$

$z = z_7 2^7 + \dots + z_2 2^2 + z_1 2 + z_0$



c) $z = 5x = 4x + x = x + x + x + x + x$

$\downarrow z^2$

$$\begin{array}{r} x_5 x_4 x_3 x_2 x_1 x_0\ 0\ 0 \\ + \quad x_7 x_6 x_5 x_4 x_3 x_2 x_1 x_0 \\ \hline z_7 \quad \dots \quad z_3 z_2 z_1 z_0 \end{array}$$

1)



2)



Example 3

Represent the following number in S-M, OC and TC notation with 8 bits.

a) 32, b) -13, c) 115, d) -140, e) 128, f) -128

-128	64	32	16	8	4	2	1
1	1	1	1	0	0	1	1

S-M

a) $32_{10} = 100000_{12}$

32_{10} 00100000_{SM}

b) $13_{10} = 1101_{12}$

10001101_{SM}

c) $115_{10} = 1110011_{12}$

01110011_{SM}

d) $2^7 - 1 = 127 \rightarrow$ Not possible.

$140_{10} = \underbrace{10001100}_{8 \text{ bits.}}{}_{12}$

e) $128_{10} = 10000000_{12}$

↓

Not possible.

f) Not possible.

OC

a) 00100000_{OC}

↓ 8 bits.

1st bit sign.

b) -13 ; $13_{10} = 00001101_{OC}$

$-13_{10} = 11110010_{OC}$

c) 01110011_{OC}

d) ~~0~~1110011 ?

Not possible.

e) $128_{10} = \text{①}0000000$

Not possible

f) ~~0~~1111111 ? -128

Not possible

TC

a) 00100000_{TC}

b) $13_{10} = 00001101$ → TC

$-13_{10} = 11110011_{TC}$

c) $115_{10} = 01110011_{TC}$

d) $+140$ / 10001100

-140 ~~0~~1 101100 → TC

Not pos.

e) $128 = \text{①}0000000$

Not possible

f) $128 = 10000000$

$-128 = 10000000_{TC}$ → TC

$TC_n(x) = OC_n(x) + 1$

Example 4

Obtain the minimum number of bits to represent the following number in S-M, OC and TC notation and represent them:

a) 32, b) -13, c) 115, d) -140, e) 128, f) -128

a) $32_{(10)} = 100000_{(2}$

S-M: 0100000

OC: 0100000

TC: 0100000

b) $-13_{(10} \Rightarrow 13_{(10} = 1101$

S-M: 11101

OC: 01101 $\xrightarrow{OC}$ $10010_{(OC}$

TC: 01101 $\xrightarrow{TC}$ 10011_{TC}

c) $115_{(10} = 1110011_2$

SM: 01110011

OC:

TC:

d) $-140_{(10} \Rightarrow 140_{(10} = 10001000_{(2}$

SM: 11000 1000

OC: 01000 1000 $\xrightarrow{OC}$ $10111 0111_{OC}$

TC: $\xrightarrow{TC}$ $10111 1000_{TC}$

e) $128_{(10} = 10000000_{(10}$

SM: 010000000

OC:

TC:

f) $-128_{(10} \Rightarrow 128_{(10} = 10000000_{(2}$

SM: 110000000

OC: 010000000 $\xrightarrow{OC}$ 101111111

TC:

10000000_{TC}

$13_{(10} = 01101$ SM OC TC

-13 $\xrightarrow{OC}$ 10010

$\xrightarrow{TC}$ 10011

TC_8 $\quad -2^7 \leq x \leq 2^7 - 1$

$-128 \qquad +127$

Example 5

Calculate the decimal value of the following words when interpreted in S-M, OC and TC representation with 8 bits.

a) 01001100, b) 11110000

a)

01001100 → SM: $+(4+8+64) = +56$

01001100 → OC: $+56$

01001100 → TC: $+56$

b)

11110000 → SM: $-(16+32+64) = -112$

11110000 → OC: -15

OC: 00001111 = 15

11110000 → TC: -16

TC: 00010000

TC

-128	64	32	16	8	4	2	1
0	1	0	0	1	1	0	0

$= 64 + 8 + 4 = 56$

-128	64	32	16	8	4	2	1
1	1	1	1	0	0	0	0

$= -128 + 64 + 32 + 16 = -16$

Example 6

Represent the following number in TCR with 8 bits using a weights table:

a) 32, b) -13, c) 115, d) -140, e) 128, f) -128

	-128	64	32	16	8	4	2	1	
a) 32	0	0	1	0	0	0	0	0	→ 00100000
b) -13	1	1	1	1	0	0	1	1	→ 11110011
c) 115	0	1	1	1	0	0	1	1	→ 01110011
d) -140	1								→ Not possible.
e) 128	~~0~~								→ Not possible.
f) -128	1	0	0	0	0	0	0	0	→ 10000000

64 96 112 120 124 126 127

Example 7

Do the following operations in binary form with numbers in two's complement representation by first extending the TC representations to 8 bits. Check the results repeating the operations in decimal.

a) 011110 + 10100, b) 01101111 + 0100000, c) 11111010 + 100001, d) 11111001 + 11001

a)
$$\begin{array}{r} 1\,1 \\ 00011110 \\ 11110100 \\ \hline 000100010 \end{array} \quad \begin{array}{r} 30 \\ -12 \\ \hline = 18 \end{array}$$

$V = C_n \oplus C_{n-1} = 0$

0... 01100

b)
$$\begin{array}{r} 0\,1 \\ 01101111 \\ 00100000 \\ \hline 10001111 \end{array} \quad \begin{array}{r} 111 \\ 32 \\ \hline \neq 143 \end{array}$$

-128 64 32 16 8 4 2 1

$-2^{8-1} = -128 \leq X \leq 127 = 2^{8-1} - 1$

c)
$$\begin{array}{r} 1\,1 \\ 11111010 \\ 11100001 \\ \hline 11011011 \end{array} \quad \begin{array}{r} -6 \\ -31 \\ \hline = -37 \end{array}$$

0... 0110 = 6

0... 011111 = 31

00100101 = 37

d)
$$\begin{array}{r} 1\,1 \\ 11111001 \\ 11111001 \\ \hline 11110010 \end{array} \quad \begin{array}{r} -7 \\ -7 \\ \hline = -14 \end{array}$$

0... 0111 = 7

0... 01110 = 14

×2 ~~1~~ 11110010 = −14

0... 01110 = 14

Example 8

Design an n bit ALU according to the operation table and figure below. Arithmetic operations use two's complement representation. The ALU has an overflow (v) output.

a) Base the design in a magnitude adder with an overflow output.

b) Write a Verilog description.



$s_1 s_0$	z
00	a + 2
01	a - b
10	NOT a
11	NOT b

LU



Typical stage

$i = 0, \ldots, n-1$



Notation

a → A

number — word that represents the number

LU

s_0	z_l	z_L	z_{l_i}
0	NOT a	$\overline{A}$	$\overline{a_i}$
1	NOT b	$\overline{B}$	$\overline{b_i}$

$i = 0, \ldots, n-1$



With MUX



$z_{l_i} = \overline{a_i}\, s_0 + \overline{b_i}\, s_0$

With gated



AU

$z = 000\ldots010$

s_0	z_a	x	y	c_{in}	y_i	y_1
				$i \neq 1$	$i = 1$	
0	a+2	A	2	0 1	0	1
1	a-b	A	$\overline{B}$	1	$\overline{b_i}$	$\overline{b_1}$

a + (-b)

b → B

-b → TC(B) = $\overline{B} + 1$



$z_a = x + y + c_{in}$

MUX

typical

$i \neq 1$



particular



$c_{in} = s_0$

s_0 —— c_{in}

Example 9

Design an n bit ALU according to the operation table and figure below. Arithmetic operations use two's complement representation. The ALU has an overflow (v) output.

a) Base the design in a magnitude adder with an overflow output.

b) Write a Verilog description.

(NOTE: be careful when calculating the overflow)



S_1S_0	z
00	a + 2b
01	a - 4
10	NOT a
11	a XOR b

1) Partitioning → arithmetic unit
→ logic unit

2) Logic unit

3) Arithmetic unit

1) $S_1 = 0 \Rightarrow$ aritmetic
$S_1 = 1 \Rightarrow$ logic



2)

S_0	z_e	z_{e_i}
0	NOT a	$\overline{a_i}$
1	a XOR b	a_i XOR b_i

n bits; $i = 0 \ldots n-1$

typical stage

I) MUX x n



II) Logic gates

S_0 \ a_ib_i	00	01	11	10
0	1	1	0	0
1	0	1	0	1

$$z_{e_i} = \overline{S_0}\,\overline{a_i} + \overline{a_i}\,b_i + S_0 a_i \overline{b_i}$$



Notation

$a \longrightarrow A$

value — repres.

S_0	Z_a	Y	y_i	y_0	y_1	C_{in}
0	$a+2b$	$2B$	b_{i-1}	0*	b_0	ϕ
1	$a-4$	TCR(-4)	1	0*	0*	ϕ

$X = A$

$a - 4 = a + (-4)$

4 bits. -3 $\quad 1101 = 13$



4

$y = 2b$

$Y = 2B$

$B = b_{n-1}\, b_{n-2} \ldots b_1\, b_0$

$Y = 2B = b_{n-1}\, b_{n-2} \ldots b_0\, \phi$

$y_{n-1} \ldots y_1\, y_0$

$Z_a = A + Y + C_{in}$

$a - 4 \rightarrow A + (-4)_{TC}$ $\quad 4 = 0\ldots0100 \rightarrow TCR(-4) = 1\ldots11100$

$A + (-5) + 1$

$Y \quad C_{in}$

I) MUX

Typ.



2

II) Logic gates



$y_i = b_{i-1} + S_0$





2

$y_1 = \bar{S}_0\, b_0$




B
2B
n-1
B
2B
0 0
0 0
V=0
0 1
0
1
V=1
1 1
1
1
V=0
1 0
0
V=1
1
b_{n-1}
b_{n-2}
V_1
3
x
y
V
+
Z
x_i y_i
c_{i+1}
FA
c_i
z_i
x_0 y_0
c_1
HA
z_0
c_{i+1}
c_i
V
Typ.