
The Microelectronics Training Center

Introduction

The Fetch Unit reads instructions from the memory and passes them to the control unit for decoding and executing.



Objectives

After completing this module, you should be able to:

Translate FSM state transition tables into VHDL descriptions.

Knowledge background

- Basic VHDL knowledge
- Understanding Moore FSMs

Classification

Level: 2 Duration: 2 hours

Input

- fetch.vhd :VHDL template ٠
- fetch_tb.vhd : testbench for fetch ٠
- compile.do : modelsim script to compile all needed entities and packages ٠ •
- wave.do : modelsim script to view the most important signals

For Academic Use Only			
Lab4Mod4cV1.1_E.doc	www.mtc-online.be	2/5	

mec

Center The MTC is an initiative within the INVOMEC division Industrialization & Training in Microelectronics

The

Microelectronics

Training

MTC

Lab-exercise

Lab 4:

Design of the fetch unit

Target group: Students

Version: 1.0 Date: 03/01/07 Author: Osman Allam Modified by: Geert Vanwijnsberghe

This material was developed with support of the European Social Fund. ESF: Prevent and combat unemployment by promoting employability, entrepreneurship, adaptability and equal opportunities between women and men, and by investment in people. http://www.esf-agentschap.be



Cluster: Cluster1 Module: Module4c

For Academic Use Only

www.mtc-online.be

©IMEC2005

The lab

The fetch unit is the first of two stages of the instruction pipeline inside Micro6. The second stage consists of a separate IR register that is located between the fetch unit and the control unit (see figure 1). The pipeline makes 2 instructions ready for decoding and executing. This means that, in best case, while the decode and execute units are busy with instruction *n*, the fetch unit is ready to read instruction (n + 2) from memory. There are 2 reasons why the pipeline is so short:

- Executing branch and jump instructions becomes less efficient as the length of the pipeline increases.
- Memory access takes roughly the same number of clock cycles needed for executing instructions. Hence it is sufficient to read only one instruction in advance.

The fetch unit is composed of a finite state machine and a register to hold one instruction. The basic functionallity is as follows.

- wait until the control unit gives a signal to read the next instruction (readInstr)
- transfer the instruction from the instruction register inside the fetch unit to the IR register (figure 1 & 2)
- read the next instruction from memory by asserting memRd and waiting until memReady becomes true.
- increment the program counter while storing memData in the first pipeline stage (instruction register inside fetch)





Figure 2: Fetch unit

The vldInstr is always asserted except when the fetch unit is busy reading from the memory.

The next 2 state diagrams show how the finite state machine inside the control unit interacts with the finite state machine inside the fetch unit.



In the Reading state a ReadInstr pulse is passed to the fetch unit in order to load the next instruction. At the same time the available instruction in the fetch unit is passed to the IR register (figure 1).




Figure 4 : fsm inside fetch

The state machine of the fetch unit is very simple. It waits in state Idle till it receives a ReadInstr signal. Then it waits in state ReadingMemory till the instruction is received from memory while the vIdInstr signal is kept low.

Both fsm's will work correctly together when the control fsm never creates a ReadInstr signal while vldInstr is low.

Note : eg. executing a jump instruction by the control unit

- 1. The program counter is loaded with the jump address
- When vldInstr is asserted a ReadInstr signal is given to the fetch unit that will load the new instruction into its instruction register. When this is done the vldInstr signal is asserted and the control unit will go to its reading state. Then a new ReadInstr signal will

For Academic Use Only			For Academic Use Only		
Lab4Mod4cV1.1_E.doc	www.mtc-online.be	3/5	Lab4Mod4cV1.1_E.doc	www.mtc-online.be	4/5

be given and at the same time the fetched instruction will be passed to the IR register (figure1).

Exercise

Implement the state machine of the fetch unit as a Moore machine. Use the template provided in the file fetch.vhd.

Use the testbench tb_fetch.vhd to verify the fetch unit and the interface between control and fetch unit. Use the modelsim scripts compile.do and wave.do.

VSIM> do compile.do VSIM> vsim work.tb_fetch VSIM> do wave.do VSIM> run -all

Some extra debug code has been added to the control.vhd in order to view the mnemonics of the instructions executed by the control unit (opcode_debug).

🔶 rst	0		
🔶 clk	0	որությունը արելու որությունը արելու հետուրաներում հետությունը հետոենի հետոենի հետությունը հետոենի հետոենի հետոենի հետությունը հետոենի հետությունը հետությունը հետությունը հետությունը հետությունը հետոենի հետոենի հետությունը հետոենի հետությունը հետությունը հետությունը հետությունը հետությունը հետությունի հետությունինի հետությունինի հետությունինի հետոենի հետու	וווווו
🔶 readinstr	0		
🛶 memdata	10000003	<u> </u>	
🔶 vldinstr	0		
🔶 peine	0		
🔶 memrd	1		
🔶 memready	1		
-🔶 ir	0000100000000000	<u>10)(10)(pooo)(11)(11)(110110,)(11100)(1)(11)(111,)(1100)(oopooo</u>	0000
< currentstate	readingmemory	X_XXX_XX[X_XXX_XX[idle_X_XXidle_X_XXX_XXXXXXXXXXXXXXidle	
🔶 ir_ien	0		
- control			
< currentstate	g1s1	000000-10000-0000100000000000000000000	
< opcode_debug	sub_i	<u>Xivy iXitn i Xnll iXpop i Xpsh i XunXunXin i Xout i Xend i </u>	
opcode_nr	1	<u> </u>	
- tb			
-🔶 ir1	08000002	<u>B0}BB</u>	20
-🔶 ir2	08000002	<u> X8 X880p0018 XC XD0000 XD800 XE XE XF00XF800XC0000p1F</u>	
Now	2040000 ps	1200 ns 1400 ns 1600 ns	

Figure 5 : sim result

You should have a waveform as shown above.

Lab/Mod/cV/1.1.E.doc www.mtc-online.be 5/5		For Academic Use Only	
	Lab4Mod4cV1.1_E.doc	www.mtc-online.be	5/5